Applications for this position are currently paused

Analog Circuit Design 類比電路設計

Save
Job updated 11 months ago

Job Description

MediaTek Analog Design and Circuit Technology (ADCT) is currently seeking experienced analog circuit designers or graduate students related to EE to develop high speed, high performance and low power analog/mixed-signal circuits and PMU for wireless cellular phones, wireless LANs, smart home, wide-area networks, high performance computing, AI, IoT, automotive and ASIC. This role will include circuit analysis, design, simulation and test using innovative architectures to deliver best-in-class performance. Of particular importance will be design experience of involving at least one or more topics in the following:

  1. High speed SerDes circuit design, like CTLE, CDR, DFE, PLL, DLL and TX Driver.
  2. High efficient power management integrated circuit (PMIC) design, like LDO, DC-DC converter and envelop tracking (ET) power supply modulator.
  3. High speed data converters, like SAR ADC, pipelined ADC, interleaved ADC, hybrid ADC, current steering DAC and switch-capacitor DAC's.
  4. High speed DDR/LPDDR analog PHY circuit design and verification.
  5. High resolution data converter, like noise shaping CT/DT DSM ADC/DAC and incremental ADC.
  6. Ethernet, Bio-medical and Sensor Analog Front Ends.
  7. Audio Class-AB/D amplifiers, PGA, filter, oscillators and temperature sensor.
  8. Ultra-low power analog/mixed-signal circuits design for IoT.
  9. Analog circuit and chip integration of Serdes, PLL, Data Converter, PMU and PMIC.
  10. Work Location : HsinChu/Taipei/ChuPei/Tainan

    Requirements

    1. Master or Doctorate degree in Electrical Engineering or related field.
    2. Hands on in analog/mixed-signal transistor-level circuit designs, run simulations and verify designs using Cadence tools.
    3. Manage and guide layout floor plan block and top level, give concise guidelines to layout engineers.
    4. Develop the analog testing plans and work with TE teams.
    5. Provide PKG and PCB layout guideline
    6. Design review documentation of delivered IP and project.
    7. Good understanding of device physics and the impacts of layout effects.
    8. Able to independently solve difficult design challenges, validate simulation-versus-silicon and debug silicon issues.
    9. Be responsible of behavioral modeling (Verilog/Verilog-A/Verilog-AMS) of circuit blocks and sub-systems.
    10. Communicate with cross functional teams on designing specs, benchmarking IP, and integration.
    11. Understanding of semiconductor device characteristics for high speed, low noise, low power operation and high reliability.
    View all jobs
    View all jobs
    Save
    3
    No requirement for relevant working experience
    50,000 ~ 200,000 TWD / month
    Personal Invitation Link
    This is your personal referral link for job invitation. You'll receive an email notification when someone applied for the position via your job link.
    Share this job
    Logo of MediaTek 聯發科技.

    About us

    聯發科技成立於1997年,透過持續投資先進製程與前瞻技術,現已成長為全球領先的IC設計公司,提供涵蓋智慧手持裝置、智慧家庭應用、無線連結技術及物聯網產品等多個領域的系統晶片整合解决方案(SoC),並居市場領先地位。聯發科技一年約出貨15億顆晶片落實在上億台的終端產品在全球各地上市。聯發科技提供高度整合與創新性的晶片設計方案,不僅協助製造商優化供應鏈及縮短新產品開發時間,還利於其在全球成熟及發展中市場建立競爭優勢。

    聯發科技致力讓科技產品更普及,因為我們相信科技能夠改善人類的生活、與世界連結,每個人都有潛力利用科技創造無限可能(Everyday Genius)。了解更多訊息,請瀏覽:www.mediatek.com.


    Team

    Avatar of the user.
    HR
    Avatar of the user.
    HR
    Avatar of the user.
    HR
    Avatar of the user.
    HR
    Avatar of the user.
    HR

    Jobs

    Full-time
    Mid-Senior level
    1
    35K ~ 200K TWD / month
    Save

    Full-time
    Mid-Senior level
    1
    35K ~ 200K TWD / month
    Save

    Full-time
    Mid-Senior level
    1
    35K ~ 200K TWD / month
    Save