CakeResume Job Search

上級
Off
Logo of Google.
Google welcomes people with disabilities. Minimum qualifications: Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience. Experience with microprocessor architecture. Experience with logic design. Preferred qualifications: Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent practical experience. Experience with modern processor microarchitecture and related technologies
220台灣新北市板橋區
通常収入はNT $ 40,000に達します
Logo of Foreign Professional Talent Recruitment in Taiwan.
Maintain and integrate PCIe/ USB3.2/USB4/ related IP and peripheral design. Verify PCIe/ USB3.2/USB4 related IP.
UVM
RTL
台北市, 臺灣
2M ~ 4M TWD / 年
3 years of experience required
マネージャー職経験なし
Logo of CakeResume Headhunting Recruitment Service.
1.Creating verification plans of complex digital design blocks by fully understanding the design specification and interacting with design engineers to identify important verification scenarios. 2.Create verification environments using SystemVerilog, SystemC or UVM. 3.Identify and write all types of coverage measures for stimulus and corner-cases. 4.Debug tests with design engineers to deliver functionally correct design blocks. 5. Close coverage measures to identify verification holes and to sh
SystemC
RTL
SOC
台北市, 臺灣
新竹縣, 臺灣
3M ~ 4M TWD / 年
10 years of experience required
マネージャー職経験なし
Logo of CakeResume Headhunting Recruitment Service.
Maintain and integrate PCIe/ USB3.2/USB4/ related IP and peripheral design. Verify PCIe/ USB3.2/USB4 related IP.
UVM
Verilog
RTL
台北市, 臺灣
2M ~ 4M TWD / 年
3 years of experience required
マネージャー職経験なし
Logo of WASAI Technology.
* Design and develop OpenCL/HLS/CUDA algorithms for HPC platform. * Defines and documents OpenCL/HLS/CUDA algorithms required for emulation/FPGA. * Tests and debugs the emulation/FPGA model and collaterals. * Develops improvements to usability by digital circuit validation and debugging of failing tests on the emulation platform. *You will join a growing team of digital IC design engineering professionals and have a real opportunity to have your hardware solutions
C
C++
OpenCL
台北市, 臺灣
80K ~ 150K TWD / 月
No requirement for relevant working experience
マネージャー職経験なし
Logo of WASAI Technology.
This internship shall last at least 4 months at full-time or 2-4 days per week part-time. Please make sure you will be able to complete this period before sending your application. * Studying and developing RTL code using Verilog to accelerate kernels for Big Data platforms * System debug & Validation of FPGA prototype systems * Performance analysis and tuning of workloads on heterogeneous platform
台北市, 臺灣
200 ~ 500 TWD / 時
No requirement for relevant working experience
マネージャー職経験なし
Logo of WASAI Technology.
* Design and develop RTL for Big Data platform. * Defines and documents RTL changes required for emulation/FPGA. * Tests and debugs the emulation/FPGA model and collaterals. * Develops improvements to usability by RTL validation and debugging of failing RTL tests on the emulation platform. *You will join a growing team of IC design engineering professionals and have a real opportunity to have your hardware solutions embraced and to demonstrate your coaching and mentoring skills
OpenCL
Verilog
VHDL
台北市, 臺灣
80K ~ 200K TWD / 月
No requirement for relevant working experience
マネージャー職経験なし
Logo of Google.
Google welcomes people with disabilities. Minimum qualifications: Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. Academic coursework in Computer Architecture or Digital Designs. Experience with C/C++ or Verilog/SystemVerilog. Preferred qualifications: Master's degree or PhD in Computer Science, Computer Engineering, Electrical Engineering, or a related field. 3 years of experience in RTL design or verif
220台灣新北市板橋區
通常収入はNT $ 40,000に達します
Logo of Ansys 安矽思科技股份有限公司.
SUMMARY The Application Engineer is responsible for providing world-class assistance to customers in the usage of RedHawk/RedHawk-SC, as well as for leveraging knowledge and relationships to assist in growing our software business in line with the corporate vision and performance expectations. Apply knowledge and experience in the areas of RTL design, custom circuit analysis, high-speed VLSI design, standard cell physical layout, power-grid extraction, timing analysis, noise analysis, and voltag
新竹縣, 臺灣
通常収入はNT $ 40,000に達します
3 years of experience required
マネージャー職経験なし
Logo of Google.
Google welcomes people with disabilities. Minimum qualifications: Bachelor’s degree in Electrical, Electronics, Computer Engineering, Computer Science, or equivalent practical experience. 10 years of experience with CPU engineering, CPU program management, or similar experience. Experience with modern processor micro-architecture and processor design flows, RTL, Design Simulation and Emulation, and Physical Design technologies. Preferred qualifications: Master’s or PhD degree in Electrical, Elec
220台灣新北市板橋區
通常収入はNT $ 40,000に達します

CakeResume求人検索

今すぐCakeResumeをご利用ください!何万もの求人の中からあなたにぴったりの仕事を探します。