免费刊登职缺
WASAI Technology

Verilog/VHDL Design Senior Engineer

* Design and develop RTL for Big Data platform. * Defines and documents RTL changes required for emulation/FPGA. * Tests and debugs the emulation/FPGA model and collaterals.* Develops improvements to usability by RTL validation and debugging of failing RTL tests on the emulation platform....

6 天前更新月薪 TWD 40,000 ~ 150,000

全职中高阶台北

WASAI Technology

【實習】Verilog/VHDL/FPGA Design 實習生

* Studying and developing RTL code using VHDL or Verilog to accelerator kernels for Big Data platforms * System debug & Validation of FPGA prototype systems * Performance analysis and tuning of workloads on heterogeneous platform...

6 天前更新时薪 TWD 140 ~ 300

实习生实习台北