CakeResume
CakeResume Logo
Log In
Sign Up
Build your Network
My Network
Access your personal network connections and manage your contacts.
CakeResume Meet
Expand your professional network by meeting and connecting with other users.
Community
Engage with other users through discussions, forums, and networking events.
Log In
Sign Up
Avatar of shih-heng sun.
shih-heng sun
Yield Improvement Engineer
ProfileResume
Posts
0Connections
Print
Avatar of the user.

shih-heng sun

Yield Improvement Engineer
TSMC PIE specializing in advanced tech. semiconductor process (3nm~10nm). Well-versed in yield improvement of semiconductor manufacturing process, Logic IC yield analysis, and collaborate with production line to solve problems . Made a huge leap for TSMC advanced IC chip defect detection and yield improvement. Enthusiastic about semiconductor product development and design which can change people's lives.
TSMC Fab12B
National Taiwan University

Professional Background

  • Current status
    Unemployed
  • Profession
    Electrical Engineer
    ・
    Product Engineer
  • Fields
    Consumer Electronics
  • Work experience
    4-6 years (4-6 years relevant)
  • Management
    None
  • Skills
    Communicating
    Measuring Instruments
    Semiconductor Process
    Property Analysis
    Field Inspection
    Data Analysis
    Word
    PowerPoint
    Excel
  • Languages
    English
    ・
    Fluent
    Chinese
    ・
    Native or Bilingual
  • Highest level of education
    Master

Job search preferences

  • Desired job type
    Full-time
    ・
    Interested in working remotely
  • Desired positions
    Yield Improvement Engineer
  • Desired work locations
    Taipei City, Taiwan
    ・
    Zhubei, Zhubei City, Hsinchu County, Taiwan 302
  • Freelance
    Non-freelancer

Work Experience

Process Integration Engineer

TSMC Fab12B
May 2019 - Dec 2021
・
2 yrs 8 mos
Hsinchu, Hsinchu City, Taiwan
Proficient in analyzing the relationship between chip electrical properties and process problems. Specialized in using electrical data analysis 3 nm - 5 nm to improve Logic IC performance Experienced in hitherto the most advanced semiconductor process 3 nm .

Yield Improvement Engineer

TSMC Fab12B
Aug 2016 - Dec 2020
・
4 yrs 5 mos
Hsinchu, Hsinchu City, Taiwan
Expert in most advanced Logic IC process 5 nm - 10 nm and Familiar with advanced measuring instruments SEM, E-beam and Bright/Dark Field Inspection Tool Specialized in detecting defects to improve yield Collaborated with EE & PE to refine Logic IC manufacturing procedure and lower production cost.

Education

National Taiwan University

Master’s Degree
・
M.S. Photonics and Optoelectronics
2013 - 2016

National Taiwan University

Bachelor’s Degree
・
B.S. Physics
2006 - 2010