CakeResume Job Search

Advanced filters
Off
Hsinchu City, Taiwan
Full-time
Logo of CakeResume Headhunting Recruitment Service.
工作內容 Knowledge of System Verilog, digital simulation and debug. Exposure to UVM is desired. Familiar with USB design is a plus. DV Experience: 6~10 years 薪資架構 13個月計算, RSU 另計
Design Verification
DV
Systemverilog
4M ~ 5M TWD / year
6 years of experience required
Managing 1-5 staff

CakeResume Job Search

Join CakeResume now! Search tens of thousands of job listings to find your perfect job.