RTL Project

Avatar of Jia-Hao (Joseph) Lin.
Avatar of Jia-Hao (Joseph) Lin.

RTL Project

Student
Taiwan

RTL Project

Simple MIPS CPU (without pipeline)

Block Diagram

Features

MCU based on RISC-V ISA (with pipeline)

Block Diagram

Feature

 Simple Image Processing and Display Controller

Block Diagram

Features

IoT Data Filtering

Block Diagram

Features

My experience in digital circuit design. This shows that I am familiar with digital circuit design, including the use of EDA tools (vcs, nWave, Primetime, Innovus, etc.).
Avatar of the user.
Please login to comment.

Published: Sep 24th 2022
53
3
0

Tools

vim
Vim
linux
Linux

Verilog

Share