CakeResume Job Search

This internship shall last at least 4 months at full-time or 2-4 days per week part-time. Please make sure you will be able to complete this period before sending your application. * Studying and developing RTL code using Verilog to accelerate kernels for Big Data platforms * System debug & Validation of FPGA prototype systems * Performance analysis and tuning of workloads on heterogeneous platform

先聽我說｜被時光封印的桃園楊梅富岡，正在找尋一群志同道合的夥伴 讓塵封一甲子的客家小鎮，找回屬於在地的光榮感！！！ 工作內容｜富岡資源盤點資料收集、店鋪營運、相關創生事務執行 工作日期