CakeResume Job Search

Advanced filters
Off
Logo of Google.
Google welcomes people with disabilities. Minimum qualifications: Master's degree in Electrical Engineering, Computer Science, or equivalent practical experience. 10 years of experience with verification methodologies and languages such as UVM and SystemVerilog. Experience leading a functional verification team for ARM or X86 compliant processor-based products. Experience with functional verification and performance validation of modern mobile processors, micro-architecture, and related technolo
Regular earnings reach NT$40,000
Logo of 力旺電子 eMemory.
歡迎至力旺招募官網註冊,直接投遞履歷: https://recruit.ememory.com.tw/ 1. 密碼演算法開發 2. 數位電路設計 (RTL) 3. 數位電路驗證 (UVM) 4. FPGA建置整合及驗證 -------------------------------------------------------------------------- 1. Crypto algorithm development 2. RTL design 3. UVM verification 4.
Linux
UNIX
40K+ TWD / month
3 years of experience required
No management responsibility
Logo of 智微科技股份有限公司.
1. Verify RTL design with System Verilog and UVM verification methodology. 2. PCIe or USB or SATA related VIP test maintenance and development. 3. Develop verification platform or behavioral models. 4.Test planning, testbench documentation and development.
Verilog
60K ~ 80K TWD / month
No management responsibility

CakeResume Job Search

Join CakeResume now! Search tens of thousands of job listings to find your perfect job.