CakeResume
CakeResume Logo
Log In
Sign Up
Build your Network
My Network
Access your personal network connections and manage your contacts.
CakeResume Meet
Expand your professional network by meeting and connecting with other users.
Community
Engage with other users through discussions, forums, and networking events.
Log In
Sign Up

CakeResume Talent Search

Advanced filters
On
Not open to opportunities
Tainan City, Taiwan
Taiwan
台南市, 台灣
台灣
Engineering
IT
Tech
Industry
Less than 1 year
1-2 years
2-4 years
4-6 years
6-10 years
10-15 years
More than 15 years
AI Smart Matching
On
National Cheng Kung University
National Yang Ming Chiao Tung University
國立成功大學
國立陽明交通大學
Kaohsiung City, Taiwan
Tainan City, Taiwan
Taiwan
台南市, 台灣
台灣
高雄市, 台灣
Full-time
Ace XP
Excel
Excel VBA
Failure Analysis
JIRA JUMP
PowerPoint
Process Integration
Reliability
Word
Yield Enhancement
No
Within six months
More than one year
Semiconductor Engineer
研發工程師
Master’s Degree
Master
2015
2009
Current company
Off
Select all
Taiwan Semiconductor Manufacturing Company(TSMC)
UMC
台灣積體電路公司
聯華電子
Interested in working remotely
Non-freelancer
English - Intermediate
Japanese - Beginner
English
4-6 years
6-10 years
10-15 years
More than 15 years
  • Exclude read results
  • Show all experiences
Avatar of Hsieh Azure.
Avatar of Hsieh Azure.
Hsieh Azure
Past
R&D process integration engineer @ UMC
・
2014 ~ 2022
Semiconductor Engineer
More than one year
謝宗殷 (Azure) R&D technical manager Tainan City, Taiwan Graduated with a master's degree in the Electrical Engineering Department from National Yang Ming Chiao Tung University. As a R&D technical manager at UMC about 7.7 years of experience, and process integration engineer at TSMC about 3.8 years of experience. Mainly responsible for: semiconductor process development, product yield improvement and device reliability improvement. Email : [email protected] Phone:Work experience R&D technical manager • UMC JuneMarchnm FiNFET BEoL process development, product yield improvement and
Excel
reliability
Process Integration
Unemployed
・
Not open to opportunities
Full-time / Interested in working remotely
10-15 years
National Yang Ming Chiao Tung University
・
Electrical Engineering & IC design
Avatar of 陳宇星.
Avatar of 陳宇星.
陳宇星
Past
製程工程師 @台灣積體電路公司
・
2018 ~ 2020
研發工程師
Within six months
setup 3. cost reduction 80w/month 4. slot effect improve 50% 5. defect improvement from 5 to 3 count/ wafer 台灣積體電路公司, 製程工程師process engineer, Jun 2018 ~ SepF18 N5 FEOL new tech transition 2. FINFET CD / depth SPC maintain 3. WPH improvement 50% 4.new tool import for production line expansion 5. DOE design uniformity improve 30% 6. Auto system coordinator and APC setup Equipment Process: TEL SCCM/VIGUS/F1000 Hitachi 9012 Measurement: (CDSEM/ SCD/
Excel VBA
JIRA JUMP
Ace XP
Unemployed
Full-time / Interested in working remotely
4-6 years
成功大學
・
微電漿系統

The Most Lightweight and Effective Recruiting Plan

Search resumes and take the initiative to contact job applicants for higher recruiting efficiency. The Choice of Hundreds of Companies.

  • Browse all search results
  • Unlimited access to start new conversations
  • Resumes accessible for only paid companies
  • View users’ email address & phone numbers
Upgrade Now
7-day money-back guarantee, cancel anytime
1
Search Tips
1
Search a precise keyword combination
senior backend php
If the number of the search result is not enough, you can remove the less important keywords
2
Use quotes to search for an exact phrase
"business development"
3
Use the minus sign to eliminate results containing certain words
UI designer -UX
Only public resumes are available with the free plan.
Upgrade to an advanced plan to view all search results including tens of thousands of resumes exclusive on CakeResume.
Upgrade Now

Definition of Reputation Credits

Technical Skills
Specialized knowledge and expertise within the profession (e.g. familiar with SEO and use of related tools).
Problem-Solving
Ability to identify, analyze, and prepare solutions to problems.
Adaptability
Ability to navigate unexpected situations; and keep up with shifting priorities, projects, clients, and technology.
Communication
Ability to convey information effectively and is willing to give and receive feedback.
Time Management
Ability to prioritize tasks based on importance; and have them completed within the assigned timeline.
Teamwork
Ability to work cooperatively, communicate effectively, and anticipate each other's demands, resulting in coordinated collective action.
Leadership
Ability to coach, guide, and inspire a team to achieve a shared goal or outcome effectively.
Within six months
Avatar of Shengzhe Hong.
Shengzhe Hong
Product Device Engineer
Taiwan Semiconductor Manufacturing Company (TSMC)
・
2020 ~ Present
Taiwan
Professional Background
Current status
Employed
Job Search Progress
Professions
Product Engineer
Fields of Employment
Semiconductor
Work experience
2-4 years
Management
I've had experience in managing 15+ people
Skills
WAT analysis
FinFET
Semiconductor Process
Yield analysis/enhancement
CMOS Technology
Electrical analysis
Languages
English
・
Professional
Chinese
・
Native or Bilingual
Job search preferences
Positions
Product Device Engineer
Job types
Full-time
Locations
Hsinchu City, 台灣
Remote
Interested in working remotely
Freelance
Yes, I freelance in my spare time
Educations
School
Tsinghua University
Major
Master's degree Material Science
Print

Shengzhe Hong

TSMC product engineer (Device team), involved in FinFET tech, such as N5/ N12/ N16.
Specialize in WAT analysis, be able to logically identify potential electrical problems.
In addition, I have good communication skills and rich experience in X-dep. work.
Extremely interested in companies located in Taipei/Hsinchu or the USA.

  Taiwan   

Experience

Product Device Engineer  •  Taiwan Semiconductor Manufacturing Company (TSMC)

Aug 2020 - Present · 1 yr 5 m, Tainan City, Taiwan

• N5 mass production owner by WAT analysis, find out the potential electrical abnormality.
• Device (RO%) boost by Speed/Iddq/Vts/Isat/DIBL/LC/SC/Sws tracking analysis.
• Customer handling, ex: HPC Project/ S2S/ Wafer uniformity improvement (IDU/VtU/SPU)/ S2S.
• Yield analysis (Mbist/ LVccmin/ IDS/ Repair/ Chain scan) to develop the yield loss spec.
• SPICE model setting/ corner skew methodology (FF/SS/FS/SF).
• Capacity improvement (WPH) check with the integration team.
• Reliability (RA) improvement (HTOL/ TDDB) BKM check with QR team.

Product Device Engineer  •  Taiwan Semiconductor Manufacturing Company (TSMC)

Sep. 2018 - July 2020

• N12/ N16 mass production (MP) owner by WAT analysis.
• Support Nanjing fab (F16) MP and NTO ramp-up/ RTO/ Corner split provider.
• Customer handling: RO%/Speed/Iddq boost by tuning process, like Poly/Fin/ EPI/ Metal gate.
• N12/16 SPICE model setting: propose a reasonable SPICE target by estimating the future silicon. 
• Co-work with TDID and SPICE model team to set up SPICE.
• Deeply understand the correlation between inline (process) and WAT index.

Education

Skills

  • WAT analysis/ FinFET
  • Semiconductor Process
  • Yield analysis/enhancement

Language

  • English — Excellent
  • Chinese — Native

2015 - 2018

Tsinghua University

Master's degree in Material Science

2011 - 2015

National Taipei University of Technology

Bachelor's degree in Material Science

Resume
Profile
Print

Shengzhe Hong

TSMC product engineer (Device team), involved in FinFET tech, such as N5/ N12/ N16.
Specialize in WAT analysis, be able to logically identify potential electrical problems.
In addition, I have good communication skills and rich experience in X-dep. work.
Extremely interested in companies located in Taipei/Hsinchu or the USA.

  Taiwan   

Experience

Product Device Engineer  •  Taiwan Semiconductor Manufacturing Company (TSMC)

Aug 2020 - Present · 1 yr 5 m, Tainan City, Taiwan

• N5 mass production owner by WAT analysis, find out the potential electrical abnormality.
• Device (RO%) boost by Speed/Iddq/Vts/Isat/DIBL/LC/SC/Sws tracking analysis.
• Customer handling, ex: HPC Project/ S2S/ Wafer uniformity improvement (IDU/VtU/SPU)/ S2S.
• Yield analysis (Mbist/ LVccmin/ IDS/ Repair/ Chain scan) to develop the yield loss spec.
• SPICE model setting/ corner skew methodology (FF/SS/FS/SF).
• Capacity improvement (WPH) check with the integration team.
• Reliability (RA) improvement (HTOL/ TDDB) BKM check with QR team.

Product Device Engineer  •  Taiwan Semiconductor Manufacturing Company (TSMC)

Sep. 2018 - July 2020

• N12/ N16 mass production (MP) owner by WAT analysis.
• Support Nanjing fab (F16) MP and NTO ramp-up/ RTO/ Corner split provider.
• Customer handling: RO%/Speed/Iddq boost by tuning process, like Poly/Fin/ EPI/ Metal gate.
• N12/16 SPICE model setting: propose a reasonable SPICE target by estimating the future silicon. 
• Co-work with TDID and SPICE model team to set up SPICE.
• Deeply understand the correlation between inline (process) and WAT index.

Education

Skills

  • WAT analysis/ FinFET
  • Semiconductor Process
  • Yield analysis/enhancement

Language

  • English — Excellent
  • Chinese — Native

2015 - 2018

Tsinghua University

Master's degree in Material Science

2011 - 2015

National Taipei University of Technology

Bachelor's degree in Material Science