CakeResume 找人才
进阶搜寻
On
没有符合的项目。
4 到 6 年
6 到 10 年
10 到 15 年
15 年以上
离线
离线
Principal Engineer @TSMC2021 ~ 现在
・
半年內
Kuan-Ting Chen Physical design engineer with 10 years of experience working in the semiconductors industry. Skilled in cell-based ASIC/SoC implementation and power integrity (EM/IR) analysis methodology, especially for advanced nodes (7/6/5/4/3nm). Familiar with Tcl/Perl scripting and design automation. Coordinate technical support and customer engagement with close collaboration with EDA vendors. Organize technological education to partners/customers. Fluent in Mandarin and English (TOEFL: 105/120). [email protected], Taiwan Engineering Skills PHYSICAL DESIGN
就职中
・
目前没有兴趣寻找新的机会
全职 / 对远端工作有兴趣
6 到 10 年
National Chiao Tung University
・
Electronics Engineering最轻量、快速的招募方案，数百家企业的选择
搜寻简历，主动联系求职者，提升招募效率。
- 浏览所有搜寻结果
- 每日可无限次数开启陌生对话
- 搜尋僅開放付費企業檢視的简历
- 检视使用者信箱 & 电话
搜寻技巧
1
Search a precise keyword combination
senior backend php
2
Use quotes to search for an exact phrase
"business development"
3
Use the minus sign to eliminate results containing certain words
UI designer -UX
职场能力评价定义
专业技能
该领域中具备哪些专业能力（例如熟悉 SEO 操作，且会使用相关工具）。
问题解决能力
能洞察、分析问题，并拟定方案有效解决问题。
变通能力
遇到突发事件能冷静应对，并随时调整专案、客户、技术的相对优先序。
沟通能力
有效传达个人想法，且愿意倾听他人意见并给予反馈。
时间管理能力
了解工作项目的优先顺序，有效运用时间，准时完成工作内容。
团队合作能力
具有向心力与团队责任感，愿意倾听他人意见并主动沟通协调。
领导力
专注于团队发展，有效引领团队采取行动，达成共同目标。
专业背景
目前状态
就职中
求职阶段
目前没有兴趣寻找新的机会
专业
其他
产业
半导体
工作年资
6 到 10 年
管理经历
无
技能
语言能力
Chinese
・
母语或双语
English
・
进阶
求职偏好
希望获得的职位
预期工作模式
全职
期望的工作地点
Taiwan, 台灣
远端工作意愿
对远端工作有兴趣
接案服务
否
学历
学校
National Chiao Tung University
主修科系
Electronics Engineering
Kuan-Ting Chen
Physical design engineer with 10 years of experience working in the semiconductors industry. Skilled in cell-based ASIC/SoC implementation and power integrity (EM/IR) analysis methodology, especially for advanced nodes (7/6/5/4/3nm). Familiar with Tcl/Perl scripting and design automation. Coordinate technical support and customer engagement with close collaboration with EDA vendors. Organize technological education to partners/customers. Fluent in Mandarin and English (TOEFL: 105/120).[email protected]
+886-921672917
Hsinchu, Taiwan
Engineering Skills
PHYSICAL DESIGN
- Establish and deploy physical design methodology in advanced nodes (7/6/5/4/3nm)
- Design implementation from netlist to tape-out and PPA assessment in 7/6/5/4/3nm technologies
- Proven knowledge of Cadence Innovus and Synopsys ICC2/FusionCompiler backend design flow
- Familiar with Ansys Redhawk/Redhawk-CPA EM/IR methodology
- Coordinate technical support to customers in the above areas of profession
- Proactive and close collaboration with EDA vendors
- Conduct technological training courses and technical application notes for partners/customers
Education
NATIONAL CHIAO TUNG UNIVERSITY, 2011 - 2013
M. Sc. of Electronics Engineering
NATIONAL CHIAO TUNG UNIVERSITY, 2007 - 2011
B.S. of Electronics Engineering
Professional Experience
INTEL CORPORATION, 2022 - Present
Physical Design Engineer, Design Service Engineering
- 3DIC testchip execution
- Heterogeneous integration flow enablement
TAIWAN SEMICONDUCTOR MANUFACTURING CO. LTD., 2019 - 2022
Principal Eningeer, Design Technology Platform
- 6nm HPC segment customer engagement, flow pipeclean, and project on-site field support
- 5/4/3nm HPC segment customer engagement, PPA assessment, and technical support
- 5/4/3nm node EDA enablement and certification program
- 20+ physical implementation flow trainings to customers in 7/6/5/3 nm technologies
GLOBAL UNICHIP CORPORATION, 2013 - 2019
Deputy Technical Manager, Design Service
- 7nm HPC peripheral block implementation (2M inst.; P&R, timing closure, DRC/LVS)
- 7nm GPU block implementation (1M inst.; P&R, path-finding, customer field support)
- 7nm physical design flow and DDR IP hardening (P&R, timing closure, DRC/LVS, field support)
- 5+ power integrity analysis projects in 28/16nm technology
- 20+ APR and/or power integrity project support experience in sub-28nm nodes
Kuan-Ting Chen
Physical design engineer with 10 years of experience working in the semiconductors industry. Skilled in cell-based ASIC/SoC implementation and power integrity (EM/IR) analysis methodology, especially for advanced nodes (7/6/5/4/3nm). Familiar with Tcl/Perl scripting and design automation. Coordinate technical support and customer engagement with close collaboration with EDA vendors. Organize technological education to partners/customers. Fluent in Mandarin and English (TOEFL: 105/120).[email protected]
+886-921672917
Hsinchu, Taiwan
Engineering Skills
PHYSICAL DESIGN
- Establish and deploy physical design methodology in advanced nodes (7/6/5/4/3nm)
- Design implementation from netlist to tape-out and PPA assessment in 7/6/5/4/3nm technologies
- Proven knowledge of Cadence Innovus and Synopsys ICC2/FusionCompiler backend design flow
- Familiar with Ansys Redhawk/Redhawk-CPA EM/IR methodology
- Coordinate technical support to customers in the above areas of profession
- Proactive and close collaboration with EDA vendors
- Conduct technological training courses and technical application notes for partners/customers
Education
NATIONAL CHIAO TUNG UNIVERSITY, 2011 - 2013
M. Sc. of Electronics Engineering
NATIONAL CHIAO TUNG UNIVERSITY, 2007 - 2011
B.S. of Electronics Engineering
Professional Experience
INTEL CORPORATION, 2022 - Present
Physical Design Engineer, Design Service Engineering
- 3DIC testchip execution
- Heterogeneous integration flow enablement
TAIWAN SEMICONDUCTOR MANUFACTURING CO. LTD., 2019 - 2022
Principal Eningeer, Design Technology Platform
- 6nm HPC segment customer engagement, flow pipeclean, and project on-site field support
- 5/4/3nm HPC segment customer engagement, PPA assessment, and technical support
- 5/4/3nm node EDA enablement and certification program
- 20+ physical implementation flow trainings to customers in 7/6/5/3 nm technologies
GLOBAL UNICHIP CORPORATION, 2013 - 2019
Deputy Technical Manager, Design Service
- 7nm HPC peripheral block implementation (2M inst.; P&R, timing closure, DRC/LVS)
- 7nm GPU block implementation (1M inst.; P&R, path-finding, customer field support)
- 7nm physical design flow and DDR IP hardening (P&R, timing closure, DRC/LVS, field support)
- 5+ power integrity analysis projects in 28/16nm technology
- 20+ APR and/or power integrity project support experience in sub-28nm nodes