CakeResume 找工作

進階搜尋
Off
數位 IC 設計工程師
Logo of CakeResume Headhunting Recruitment Service.
1. ASIC Design or IP Integration 2. Familiar with Digital front-end EDA tool.
IP Integration
IP Design
Digital IC
180萬 ~ 250萬 TWD / 年
需具備 3 年以上工作經驗
不需負擔管理責任
Logo of 宏正自動科技股份有限公司.
研發工程師,與我們一同開創科技趨勢新局! 【工作內容】 As a IC Design Engineer, you will design, implement and verify products that use FPGAs and/or ASICs. 1. Participate in the micro architecture and design partition within the FPGAs and/or ASICs and implement design blocks using Verilog. 2. Participate in all phases of FPGA/ASIC design Flow (Synthesis, Place
4萬 ~ 8萬 TWD / 月
不限年資
不需負擔管理責任
Logo of 浦飛爾科技有限公司.
1.Familiar with RTL design & simulation 2.Familiar with FPGA prototype & emulation 3.Familiar with Verilog coding & ASIC design flow 4.Familiar with Analog and digital co-simulation 5.Familiar with Design documentation 6.Experience in MCU 7.Experience in ADC/DAC is a plus 8.Experience in low poer design flow is a plus 孰悉以下工具: 熟悉 Verilog coding, 與 ASIC design flow 熟悉
78萬 ~ 234萬 TWD / 年
不需負擔管理責任

CakeResume 找工作

加入 CakeResume 社群,搜尋上萬筆職缺,快速找到適合你的工作。