CakeResume Job Search

Advanced filters
Off
Internship
Logo of LINE Taiwan Limited.
To design and develop innovative machine learning models that enhance our content products and improve user experience. We're looking for individuals who enjoy challenges and are passionate about making a real impact to LINE TODAY. Responsibilities Develop ML models, prototypes for recommendation scenario. Evaluate model performance and make improvements as needed. Communicate results and insights to the team and stakeholders.
Data
30K ~ 60K TWD / month
No requirement for relevant working experience
No management responsibility
Logo of LINE Taiwan Limited.
We are data team in EC LINE TW. First, you will have chance to participate huge scale machine learning and data engineering architectures for recommendation, data pipeline, search application and NLP for EC family services in LINE TW. In addition, you will learn how to cook complete data solution by LINE machine learning, big data and cloud platform. Furthermore, working with diverse roles in EC Data team is challenging and very interesting experience (data engineer, data scientist
30K ~ 60K TWD / month
No requirement for relevant working experience
No management responsibility
Logo of GliaCloud 集雅科技.
協助前瞻深度學習、機器學習算法的開發及優化 數據採集、標註前、後處理及算法開發與測試
台北
AI & Machine Learning
183 ~ 183 TWD / hour
No requirement for relevant working experience
No management responsibility
Logo of 拜悠嚴選有限公司.
開發與維護,確保數據的準確性與可靠性 參與大數據平台的搭建,提升數據分析與處理效率 部署data pipeline 雲端自動化 應徵條件: 資訊工程相關科系在校學生 熟練掌握Python與MySQL 具備網路爬蟲(selenium)撰寫經
Python Programming
MySQL Database
Hadoop and Spark
27K ~ 27K TWD / month
No requirement for relevant working experience
No management responsibility
Logo of SkyREC.
面臨直接衝擊,數位轉型勢不可擋,迄今涵蓋多家國內外大型品牌商家。 前端工程師打造 SkyREC 的各項 Data 和 AiMS 產品,包括數據分析報表、用戶分群系統、用戶畫像、地圖應用結合、圖像搜索、...等系統功
vue.js
Vue
Vue.js
200+ TWD / hour
No requirement for relevant working experience
No management responsibility
Logo of WASAI Technology.
This internship shall last at least 4 months at full-time or 2-4 days per week part-time. Please make sure you will be able to complete this period before sending your application. * Studying and developing RTL code using Verilog to accelerate kernels for Big Data platforms * System debug & Validation of FPGA prototype systems * Performance analysis and tuning of workloads on heterogeneous platform
200 ~ 500 TWD / hour
No requirement for relevant working experience
No management responsibility

CakeResume Job Search

Join CakeResume now! Search tens of thousands of job listings to find your perfect job.