CakeResume Job Search

Google welcomes people with disabilities. Minimum qualifications: Bachelor's degree in Electrical Engineering or Computer Science, or equivalent practical experience. 3 years of experience in physical design. Experience in high-performance, low-power physical design and implementation techniques with industry standard synthesis and PnR tools. Experience in one or more sign-off convergence within the STA electrical checks and physical verification domains. Preferred qualifications: 3 years of ind

Google welcomes people with disabilities. Minimum qualifications: Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. 5 years of experience with verification methodologies and languages such as UVM and SystemVerilog. Experience developing and maintaining verification testbenches, test cases, and test environments. Preferred qualifications: Experience with RTL, low power (UPF/CPF), gate level (GLS) and formal

Google welcomes people with disabilities. Minimum qualifications: Bachelor's degree in Electrical Engineering or Computer Science, or equivalent practical experience. 8 years of experience in physical design. Experience in one or more sign-off convergence in Static Timing Analysis (STA) electrical checks and physical verification domains. Experience in high-performance, low-power physical design and implementation techniques with industry standard synthesis and PnR tools. Preferred qualification

Google welcomes people with disabilities. Minimum qualifications: Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. 5 years of experience with verification methodologies and languages such as UVM and SystemVerilog. Experience developing and maintaining verification testbenches, test cases, and test environments. Preferred qualifications: Master’s degree in Electrical Engineering, Computer Science, or relat

Google welcomes people with disabilities. Minimum qualifications: Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. 8 years of experience with digital logic design principles, RTL design concepts, and languages such as Verilog or SystemVerilog. Experience with logic synthesis techniques to optimize RTL code, performance and power as well as low-power design techniques. Experience with CPU or AI accelerator

Google welcomes people with disabilities. Minimum qualifications: Bachelor's degree in Electrical Engineering, Computer Science, or equivalent practical experience. 15 years of experience in physical design. Experience in multiple sign-off convergence activities like STA, electrical checks and physical verification domains. Experience in high-performance, low-power physical design and implementation techniques with industry standard synthesis and PnR tools. Preferred qualifications: 3 years of e

END TO END PROCESS New store opening, renovation, revamping, temporary site including podiums/event Capable on proposing designs according to brand & location Brand staging according to marketing calendar Update planogram for all POS on time Co-ordinate with internal & external parties for all projects Check & work on site to ensure site readiness when required Responsible for P2P, including RFQ, AUC creation, settlement in system, end to end asset tagging etc DRIVE RETAIL DESIGN EXCELLENCE Work

Design Engineer - Linkou Degree: Master Work Experience: 10-15 years, 4-9 years Travel: 25% Workplace Types: On-Site Job Description: Introduction to the job Within ASML, the Satellite D&E team (based in TW) works closely with counterparts located in ASML Wilton office in CT, US, and is responsible for the products including YS Sensor, DUV and EUV modules. The team is also the representative of the Wilton D&E team in Asia to handle design changes, i

Google welcomes people with disabilities. Note: By applying to this position you will have an opportunity to share your preferred working location from the following: New Taipei, Banqiao District, New Taipei City, Taiwan; Taipei, Taiwan . Minimum qualifications: Bachelor's degree in Electrical Engineering or Computer Science, or equivalent practical experience. Experience verifying digital logic at RTL using SystemVerilog for ASICs. Experience verifying digital systems using standard IP componen

NVIDIA is looking for a Senior Design Engineer for our Coherent High Speed Interconnect team! The NVLINK-C2C enables the creation of a new class of integrated products with NVIDIA partners, built via chiplets, allowing NVIDIA GPUs, DPUs, and CPUs to be coherently interconnected with custom silicon. To learn more about NVIDIA's ultra-fast chip interconnect technology visit: https://www.nvidia.com/en-us/data-center/nvlink-c2c/ . This