CakeResume Job Search

工作內容 Knowledge of System Verilog, digital simulation and debug. Exposure to UVM is desired. Familiar with USB design is a plus. DV Experience: 6~10 years 薪資架構 13個月計算, RSU 另計

Sebagai Design Engineer (Drafter), Anda memiliki peran penting dalam menghubungkan teknologi dengan kebutuhan pelanggan terkait sistem Heating, Ventilasi, dan Air Conditioning (HVAC) . Penjelasan lebih lanjut : 1. Merancang Sistem HVAC: - Menggunakan software CAD (Computer Aided Design) untuk menghasilkan rencana desain yang detail dan akurat. - Membuat gambar teknik yang mendukung sistem HVAC, termasuk VRF system dan Chiller. 2. Koordinasi dengan Tim Penjualan dan Pelanggan: - Bekerja sama deng

Mahir dalam mengaplikasikan Sketch Up, AutoCAD, 3D Max, Photoshop, Corel Draw, V-Ray/Corona dan program lain yang berhubungan Mahir membuat gambar kerja, shop drawing Mahir mendesain yang menarik dengan efektif dan efisien Mampu membuat RAB Memiliki passion yang tinggi dalam desain interior Pendidikan Min S1/D3 Arsitektur/Desain Interior Dapat bekerja secara individual maupun tim dengan baik Berdomisili di Tangerang Selatan dan sekitarnya

This internship shall last at least 4 months at full-time or 2-4 days per week part-time. Please make sure you will be able to complete this period before sending your application. * Studying and developing RTL code using Verilog to accelerate kernels for Big Data platforms * System debug & Validation of FPGA prototype systems * Performance analysis and tuning of workloads on heterogeneous platform

Duties and Responsibilities: Create website assets and other offline promotional campaigns. Ensure that tasks and projects are completed within given timeline. Utilize design advice and feedback effectively to improve designs.

Google welcomes people with disabilities. Minimum qualifications: Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience. 5 years of experience with digital logic design principles, RTL design concepts, and languages such as Verilog or SystemVerilog. Experience with microprocessor architecture. Preferred qualifications: Master's degree or PhD in Electrical Engineering or Computer Science. Experience with modern pro

END TO END PROCESS New store opening, renovation, revamping, temporary site including podiums/event Capable on proposing designs according to brand & location Brand staging according to marketing calendar Update planogram for all POS on time Co-ordinate with internal & external parties for all projects Check & work on site to ensure site readiness when required Responsible for P2P, including RFQ, AUC creation, settlement in system, end to end asset tagging etc DRIVE RETAIL DESIGN EXCELLENCE Work

Design Engineer - Linkou Degree: Master Work Experience: 10-15 years, 4-9 years Travel: 25% Workplace Types: On-Site Job Description: Introduction to the job Within ASML, the Satellite D&E team (based in TW) works closely with counterparts located in ASML Wilton office in CT, US, and is responsible for the products including YS Sensor, DUV and EUV modules. The team is also the representative of the Wilton D&E team in Asia to handle design changes, i

Google welcomes people with disabilities. Note: By applying to this position you will have an opportunity to share your preferred working location from the following: New Taipei, Banqiao District, New Taipei City, Taiwan; Taipei, Taiwan . Minimum qualifications: Bachelor's degree in Electrical Engineering or Computer Science, or equivalent practical experience. Experience verifying digital logic at RTL using SystemVerilog for ASICs. Experience verifying digital systems using standard IP componen

Google welcomes people with disabilities. Minimum qualifications: Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. 8 years of experience with digital logic design principles, RTL design concepts, and languages such as Verilog or SystemVerilog. Experience with logic synthesis techniques to optimize RTL code, performance and power as well as low-power design techniques. Experience with CPU or AI accelerator