CakeResume Job Search

進行PCB的層層堆疊阻抗設計及SI/PI模擬分析。 撰寫版面設計指南並執行版面品質檢查。 審核並排除訊號量測問題

Maintain and integrate PCIe/ USB3.2/USB4/ related IP and peripheral design. Verify PCIe/ USB3.2/USB4 related IP.

【我們是誰？】 我們是黑森科技 OTSO Fintech ，是金融科技新創公司，主力於提供各式數位科技解決方案、流動性提供商、一站式金融資諮詢服務、數據演算分析，我們正處於高速發展期，服務範圍涵蓋傳統以及

Job Title D&E - DUV Reticle Handler Electrical Design Engineer - Linkou Degree: Master Work Experience: 10-15 years, 4-9 years Travel: 25% Workplace Types: On-Site Job Description: Introduction to the job Within ASML, the Satellite D&E team (based in TW) works closely with counterparts located in ASML Wilton office in CT, US, and is responsible for the products including YS Sensor, DUV and EUV modules. The team is also the representative of the Wilton D&E

Job Responsibilities: Engage in RTL/Digital circuit design, synthesis, and simulation/verification. Conduct FPGA synthesis and verification processes. Manage chip integration, algorithm implementation, and interface design. Generate test patterns.

【工作內容】 Maintain並整合USB3.2/USB4/PCIE MAC相關IP與Peripheral Design 驗證USB3.2/USB4/PCIE相關IP

1. 喇叭及麥克風裝置的噪音設計與控制 2. 喇叭及麥克風裝置的聲音品質設計與測試及主觀評價 3. 噪音源鑑定與分析 4. 相關噪音問題分析與解決 5. 整合ME/HW/THM 相關噪音設

職稱 ：布局工程師 科系要求：電機電子工程相關、光電工程相關、物理學相關、資工、資管 語文條件：英文(聽:略懂、說:略懂、讀:中等、寫:略懂) 擅長工具：Tanner L-Edit /Keysight-ADS_layout/Others任一、OrCAD/PADS/Protel/Others 任一 工作技能

We are looking for a Junior technical support to assist your main mud engineer at our customer's construction sites. Main responsibilities: Conduct QC test for incoming product from BAI and Indian materials Visit our customers' construction site for testing slurry mud testing Report preparation of above Help to develop customized drilling fluid product suitable for different project locations based on the customer’s request

*歡迎學生找一年期/半年期-實習* 請於投遞時備註可實習時程，謝謝！(需配合一~五全天實習) ※ 預計任用時程 半年期-今年 : 2024/9-2025/1 半年期-明年 : 2025/2-2025/6 一年期 : 2024/9-2025/6 [技術部門設