CakeResume 找工作

进阶搜寻
Off
Logo of WASAI Technology.
* Design and develop RTL for Big Data platform. * Defines and documents RTL changes required for emulation/FPGA. * Tests and debugs the emulation/FPGA model and collaterals. * Develops improvements to usability by RTL validation and debugging of failing RTL tests on the emulation platform. *You will join a growing team of IC design engineering professionals and have a real opportunity to have your hardware solutions embraced and to demonstrate your coaching and mentoring skills
OpenCL
Verilog
VHDL
8万 ~ 20万 TWD / 月
不限年资
不需负担管理责任

CakeResume 找工作

加入CakeResume社群,搜寻上万笔职缺,快速找到适合你的工作。