CakeResume 找工作

進階搜尋
Off
Logo of WASAI Technology.
* Design and develop RTL for Big Data platform. * Defines and documents RTL changes required for emulation/FPGA. * Tests and debugs the emulation/FPGA model and collaterals. * Develops improvements to usability by RTL validation and debugging of failing RTL tests on the emulation platform. *You will join a growing team of IC design engineering professionals and have a real opportunity to have your hardware solutions embraced and to demonstrate your coaching and mentoring skills
OpenCL
Verilog
VHDL
8萬 ~ 20萬 TWD / 月
不限年資
不需負擔管理責任

CakeResume 找工作

加入 CakeResume 社群,搜尋上萬筆職缺,快速找到適合你的工作。