CakeResume
CakeResume Logo
Log In
Sign Up
Build your Network
My Network
Access your personal network connections and manage your contacts.
CakeResume Meet
Expand your professional network by meeting and connecting with other users.
Community
Engage with other users through discussions, forums, and networking events.
Log In
Sign Up
Avatar of 葉明樺.
葉明樺
Engineer
ProfileResume
Posts
6Connections
Print
Avatar of the user.

葉明樺

Engineer
畢業於國立交通大學，俱三次數位IC之下線經驗。畢業後於聯發科技(Mediatek)擔任工程師，工作內容為混合訊號驗證。個性開朗好相處，會利用閒暇時間補充專業知識，平時有閱讀習慣。 Mixed-Signal Verification: 1. Analog circuit behavioral model (Verilog, Verilog-AMS, SystemVerilog) 2. Design verfivation (Serdes IP, RF IP, Low Power Design) 3. Simulation runtime speed up 4. Workflow automation 5. EDA tools 6. Debug
Logo of the organization.
MediaTek 聯發科技
國立交通大學
Hsinchu County, Taiwan

Professional Background

  • Current status
    Employed
  • Profession
    Digital IC Design
  • Fields
    Semiconductor
  • Work experience
    2-4 years (2-4 years relevant)
  • Management
    None
  • Skills
    Verilog
    Verilog-AMS
    Perl
    Shell Script
    Python
    C
    VCS
    Verdi
    Xcelium
    QuestaSim
    DSP
    Computer Architecture
    SerDes
  • Languages
    Chinese
    ・
    Native or Bilingual
    English
    ・
    Intermediate
  • Highest level of education
    Master

Job search preferences

  • Desired job type
    Full-time
    ・
    Interested in working remotely
  • Desired positions
    Engineer
  • Desired work locations
    Taiwan Province, Taiwan
  • Freelance
    Non-freelancer

Work Experience

Logo of the organization.

Engineer

MediaTek 聯發科技
・
Full-time
Dec 2019 - Present
Taiwan Province, Taiwan
Mixed-Signal Verification: 1. Analog circuit behavioral model (Verilog, Verilog-AMS, SystemVerilog) 2. Design verfivation (Serdes IP, RF IP, Low Power Design) 3. Simulation runtime speed up 4. Workflow automation 5. EDA tools 6. Debug

Education

國立交通大學

Master’s Degree
2016 - 2019