CakeResume 找人才

進階搜尋
On
4 到 6 年
6 到 10 年
10 到 15 年
15 年以上
Avatar of Hsieh Azure.
Avatar of Hsieh Azure.
曾任
R&D process integration engineer @ UMC
2014 ~ 2022
Semiconductor Engineer
超過一年
謝宗殷 (Azure) R&D technical manager Tainan City, Taiwan Graduated with a master's degree in the Electrical Engineering Department from National Yang Ming Chiao Tung University. As a R&D technical manager at UMC about 7.7 years of experience, and process integration engineer at TSMC about 3.8 years of experience. Mainly responsible for: semiconductor process development, product yield improvement and device reliability improvement. Email : [email protected] Phone:Work experience R&D technical manager • UMC JuneMarchnm FiNFET BEoL process development, product yield improvement and
Excel
reliability
Process Integration
待業中
目前沒有興趣尋找新的機會
全職 / 對遠端工作有興趣
10 到 15 年
National Yang Ming Chiao Tung University
Electrical Engineering & IC design
Avatar of 陳宇星.
Avatar of 陳宇星.
曾任
製程工程師 @台灣積體電路公司
2018 ~ 2020
研發工程師
半年內
setup 3. cost reduction 80w/month 4. slot effect improve 50% 5. defect improvement from 5 to 3 count/ wafer 台灣積體電路公司, 製程工程師process engineer, Jun 2018 ~ SepF18 N5 FEOL new tech transition 2. FINFET CD / depth SPC maintain 3. WPH improvement 50% 4.new tool import for production line expansion 5. DOE design uniformity improve 30% 6. Auto system coordinator and APC setup Equipment Process: TEL SCCM/VIGUS/F1000 Hitachi 9012 Measurement: (CDSEM/ SCD/
Excel VBA
JIRA JUMP
Ace XP
待業中
全職 / 對遠端工作有興趣
4 到 6 年
成功大學
微電漿系統

最輕量、快速的招募方案,數百家企業的選擇

搜尋履歷,主動聯繫求職者,提升招募效率。

  • 瀏覽所有搜尋結果
  • 每日可無限次數開啟陌生對話
  • 搜尋僅開放付費企業檢視的履歷
  • 檢視使用者信箱 & 電話
搜尋技巧
1
嘗試搜尋最精準的關鍵字組合
資深 後端 php laravel
如果結果不夠多,再逐一刪除較不重要的關鍵字
2
將須完全符合的字詞放在雙引號中
"社群行銷"
3
在不想搜尋到的字詞前面加上減號,如果想濾掉中文字,需搭配雙引號使用 (-"人資")
UI designer -UX
免費方案僅能搜尋公開履歷。
升級至進階方案,即可瀏覽所有搜尋結果(包含數萬筆覽僅在 CakeResume 平台上公開的履歷)。

職場能力評價定義

專業技能
該領域中具備哪些專業能力(例如熟悉 SEO 操作,且會使用相關工具)。
問題解決能力
能洞察、分析問題,並擬定方案有效解決問題。
變通能力
遇到突發事件能冷靜應對,並隨時調整專案、客戶、技術的相對優先序。
溝通能力
有效傳達個人想法,且願意傾聽他人意見並給予反饋。
時間管理能力
了解工作項目的優先順序,有效運用時間,準時完成工作內容。
團隊合作能力
具有向心力與團隊責任感,願意傾聽他人意見並主動溝通協調。
領導力
專注於團隊發展,有效引領團隊採取行動,達成共同目標。
半年內
Product Device Engineer
Taiwan Semiconductor Manufacturing Company (TSMC)
2020 ~ 現在
Taiwan
專業背景
目前狀態
就職中
求職階段
專業
產品工程師
產業
半導體
工作年資
2 到 4 年
管理經歷
我有管理 15 人以上的經驗
技能
WAT analysis
FinFET
Semiconductor Process
Yield analysis/enhancement
CMOS Technology
Electrical analysis
語言能力
English
專業
Chinese
母語或雙語
求職偏好
希望獲得的職位
Product Device Engineer
預期工作模式
全職
期望的工作地點
Hsinchu City, 台灣
遠端工作意願
對遠端工作有興趣
接案服務
是,我利用業餘時間接案
學歷
學校
Tsinghua University
主修科系
Master's degree Material Science
列印

Shengzhe Hong

TSMC product engineer (Device team), involved in FinFET tech, such as N5/ N12/ N16.
Specialize in WAT analysis, be able to logically identify potential electrical problems.
In addition, I have good communication skills and rich experience in X-dep. work.
Extremely interested in companies located in Taipei/Hsinchu or the USA.

  Taiwan   

Experience

Product Device Engineer  •  Taiwan Semiconductor Manufacturing Company (TSMC)

Aug 2020 - Present · 1 yr 5 m, Tainan City, Taiwan

• N5 mass production owner by WAT analysis, find out the potential electrical abnormality.
• Device (RO%) boost by Speed/Iddq/Vts/Isat/DIBL/LC/SC/Sws tracking analysis.
• Customer handling, ex: HPC Project/ S2S/ Wafer uniformity improvement (IDU/VtU/SPU)/ S2S.
• Yield analysis (Mbist/ LVccmin/ IDS/ Repair/ Chain scan) to develop the yield loss spec.
• SPICE model setting/ corner skew methodology (FF/SS/FS/SF).
• Capacity improvement (WPH) check with the integration team.
• Reliability (RA) improvement (HTOL/ TDDB) BKM check with QR team.

Product Device Engineer  •  Taiwan Semiconductor Manufacturing Company (TSMC)

Sep. 2018 - July 2020

• N12/ N16 mass production (MP) owner by WAT analysis.
• Support Nanjing fab (F16) MP and NTO ramp-up/ RTO/ Corner split provider.
• Customer handling: RO%/Speed/Iddq boost by tuning process, like Poly/Fin/ EPI/ Metal gate.
N12/16 SPICE model setting: propose a reasonable SPICE target by estimating the future silicon. 
Co-work with TDID and SPICE model team to set up SPICE.

• Deeply understand the correlation between inline (process) and WAT index.

Education

Skills


  • WAT analysis/ FinFET
  • Semiconductor Process
  • Yield analysis/enhancement

Language


  • English — Excellent
  • Chinese — Native

2015 - 2018

Tsinghua University

Master's degree in Material Science

2011 - 2015

National Taipei University of Technology

Bachelor's degree in Material Science

履歷
個人檔案

Shengzhe Hong

TSMC product engineer (Device team), involved in FinFET tech, such as N5/ N12/ N16.
Specialize in WAT analysis, be able to logically identify potential electrical problems.
In addition, I have good communication skills and rich experience in X-dep. work.
Extremely interested in companies located in Taipei/Hsinchu or the USA.

  Taiwan   

Experience

Product Device Engineer  •  Taiwan Semiconductor Manufacturing Company (TSMC)

Aug 2020 - Present · 1 yr 5 m, Tainan City, Taiwan

• N5 mass production owner by WAT analysis, find out the potential electrical abnormality.
• Device (RO%) boost by Speed/Iddq/Vts/Isat/DIBL/LC/SC/Sws tracking analysis.
• Customer handling, ex: HPC Project/ S2S/ Wafer uniformity improvement (IDU/VtU/SPU)/ S2S.
• Yield analysis (Mbist/ LVccmin/ IDS/ Repair/ Chain scan) to develop the yield loss spec.
• SPICE model setting/ corner skew methodology (FF/SS/FS/SF).
• Capacity improvement (WPH) check with the integration team.
• Reliability (RA) improvement (HTOL/ TDDB) BKM check with QR team.

Product Device Engineer  •  Taiwan Semiconductor Manufacturing Company (TSMC)

Sep. 2018 - July 2020

• N12/ N16 mass production (MP) owner by WAT analysis.
• Support Nanjing fab (F16) MP and NTO ramp-up/ RTO/ Corner split provider.
• Customer handling: RO%/Speed/Iddq boost by tuning process, like Poly/Fin/ EPI/ Metal gate.
N12/16 SPICE model setting: propose a reasonable SPICE target by estimating the future silicon. 
Co-work with TDID and SPICE model team to set up SPICE.

• Deeply understand the correlation between inline (process) and WAT index.

Education

Skills


  • WAT analysis/ FinFET
  • Semiconductor Process
  • Yield analysis/enhancement

Language


  • English — Excellent
  • Chinese — Native

2015 - 2018

Tsinghua University

Master's degree in Material Science

2011 - 2015

National Taipei University of Technology

Bachelor's degree in Material Science