CakeResume 找人才

进阶搜寻
On
4 到 6 年
6 到 10 年
10 到 15 年
15 年以上
Avatar of Cheng Wei Lin.
軟體工程師/產品工程師
一年內
have afforded me an in-depth understanding of the industry, its unique challenges, and the critical elements required to deliver high-quality software solutions. Senior Software Engineer Hsinchu City, [email protected] Skills Languages Chinese: Native speaker English: Intermediate Spanish: Begineer Tools C# C++ Verilog HDL Matlab PHP & MySQL LabVIEW Interests Photography Reading Badminton Backpacking Mountaineering Marathon Work Experience Senior Software Engineer , JanPresent SYNTEC TECHNOLOGY CO. LTD. , Hsinchu, Taiwan Develop and maintain the product of Laser cutting machine and Press Break with C# and C++ Design and implement complex
english
c++ and c#
Lightroom
就职中
全职 / 暂不考虑远端工作
6 到 10 年
台灣大學工程科學研究所
軟體工程師
Avatar of Min-Yung Wang (Martin).
离线
Avatar of Min-Yung Wang (Martin).
离线
Hardware Engineer @Inspur Taiwan
2019 ~ 现在
Hardware Engineer
超過一年
design. Build design module for a half-width motherboard. Build design module of PCI-E re-timer schematics and re-timer debug and troubleshooting . Developed 25/10GbE high speed Ethernet schematics and layout guide. Have experience of the overarching ODM project. 九月五月 2019 EducationNational Central University Master of PhysicsNational Dong Hwa University Bachelor of Physics Skills Language Cadence OrCAD Cadence Allegro Cadence Concept HDL Word、PowerPoint、Excel、Outlook Hardware Troubleshooting Hardware Development Verilog RTL coding based on Intel Altera CPLD Python coding for BOM check English — Advanced Mandarin — N ative speaker
Cadence OrCAD
Cadence Allegro
Cadence Concept HDL
对远端工作有兴趣
4 到 6 年
National Central University
Master of Physics

最轻量、快速的招募方案,数百家企业的选择

搜寻简历,主动联系求职者,提升招募效率。

  • 浏览所有搜寻结果
  • 每日可无限次数开启陌生对话
  • 搜尋僅開放付費企業檢視的简历
  • 检视使用者信箱 & 电话
搜寻技巧
1
Search a precise keyword combination
senior backend php
If the number of the search result is not enough, you can remove the less important keywords
2
Use quotes to search for an exact phrase
"business development"
3
Use the minus sign to eliminate results containing certain words
UI designer -UX
免费方案仅能搜寻公开简历。
升级至进阶方案,即可浏览所有搜寻结果(包含数万笔览仅在 CakeResume 平台上公开的简历)。

职场能力评价定义

专业技能
该领域中具备哪些专业能力(例如熟悉 SEO 操作,且会使用相关工具)。
问题解决能力
能洞察、分析问题,并拟定方案有效解决问题。
变通能力
遇到突发事件能冷静应对,并随时调整专案、客户、技术的相对优先序。
沟通能力
有效传达个人想法,且愿意倾听他人意见并给予反馈。
时间管理能力
了解工作项目的优先顺序,有效运用时间,准时完成工作内容。
团队合作能力
具有向心力与团队责任感,愿意倾听他人意见并主动沟通协调。
领导力
专注于团队发展,有效引领团队采取行动,达成共同目标。
超過一年
Hardware Engineer
Inspur Taiwan
2019 ~ 现在
Taiwan
专业背景
目前状态
求职阶段
专业
硬体工程师
产业
硬件
工作年资
4 到 6 年
管理经历
技能
Cadence OrCAD
Cadence Allegro
Cadence Concept HDL
Word、PowerPoint、Excel、Outlook
Hardware Troubleshooting
Hardware Development
Verilog RTL coding base on Intel Altera CPLD
Python coding for BOM check
语言能力
English
进阶
求职偏好
希望获得的职位
Hardware Engineer
预期工作模式
期望的工作地点
远端工作意愿
对远端工作有兴趣
接案服务
学历
学校
National Central University
主修科系
Master of Physics
列印

Min-Yung Wang (Martin)

Hardware Engineer

An experienced electrical engineer of 5 + years specialized in x86 architecture circuit design and server system integration. Familiar high speed interface design and PCB layout review. Skilled at coordinating cross-function teams to make the design process more efficient and smooth.

 Taiwan

 

Work Experience 

Hardware Engineer  •  Inspur Taiwan

Developed lntel Whitely platform for 2U general server. Including system card design and system level design from EVT to MP.
Design the Open19 server system with AMD platform. Including motherboard bring up and system schematic design.
Design ODM 2U system with Purley platform system on RFQ and concept stage. Including system card schematic design, layout discussion and review, DFM issue solving, and cable solving.
Support 2U4N system with AMD platform. Including system card design and troubleshooting.

十二月 2019 - 七月 2021

Senior Hardware Engineer  •  Accton

Developed Broadcom platform switch schematics design.
Developed Broadcom high speed PHY module
Developed CPU module for high speed switch with Intel Denverton platform.
CPLD RTL coding is based on Altera CPLD.
Measured high speed Signal Integrity (CAUI4/CAUI/XFI/QSGMII/SGMII) .

五月 2019 - 十二月 2019

Senior Hardware Engineer  •  ASRock Rack

Developed high-density 2U4N system and OCP system with lntel grantley and purley platform schematics design.
Build design module for a half-width motherboard.
Build design module of PCI-E re-timer schematics and re-timer debug and troubleshooting.
Developed 25/10GbE high speed Ethernet schematics and layout guide.
Have experience of the overarching ODM project.

九月 2015 - 五月 2019

Education

2013 - 2015

National Central University

Master of Physics

2009 - 2013

National Dong Hwa University

Bachelor of Physics

Skills

Language


  • Cadence OrCAD
  • Cadence Allegro
  • Cadence Concept HDL
  • Word、PowerPoint、Excel、Outlook
  • Hardware Troubleshooting
  • Hardware Development
  • Verilog RTL coding based on Intel Altera CPLD
  • Python coding for BOM check

  • English — Advanced
  • Mandarin — Native speaker
简历
个人档案

Min-Yung Wang (Martin)

Hardware Engineer

An experienced electrical engineer of 5 + years specialized in x86 architecture circuit design and server system integration. Familiar high speed interface design and PCB layout review. Skilled at coordinating cross-function teams to make the design process more efficient and smooth.

 Taiwan

 

Work Experience 

Hardware Engineer  •  Inspur Taiwan

Developed lntel Whitely platform for 2U general server. Including system card design and system level design from EVT to MP.
Design the Open19 server system with AMD platform. Including motherboard bring up and system schematic design.
Design ODM 2U system with Purley platform system on RFQ and concept stage. Including system card schematic design, layout discussion and review, DFM issue solving, and cable solving.
Support 2U4N system with AMD platform. Including system card design and troubleshooting.

十二月 2019 - 七月 2021

Senior Hardware Engineer  •  Accton

Developed Broadcom platform switch schematics design.
Developed Broadcom high speed PHY module
Developed CPU module for high speed switch with Intel Denverton platform.
CPLD RTL coding is based on Altera CPLD.
Measured high speed Signal Integrity (CAUI4/CAUI/XFI/QSGMII/SGMII) .

五月 2019 - 十二月 2019

Senior Hardware Engineer  •  ASRock Rack

Developed high-density 2U4N system and OCP system with lntel grantley and purley platform schematics design.
Build design module for a half-width motherboard.
Build design module of PCI-E re-timer schematics and re-timer debug and troubleshooting.
Developed 25/10GbE high speed Ethernet schematics and layout guide.
Have experience of the overarching ODM project.

九月 2015 - 五月 2019

Education

2013 - 2015

National Central University

Master of Physics

2009 - 2013

National Dong Hwa University

Bachelor of Physics

Skills

Language


  • Cadence OrCAD
  • Cadence Allegro
  • Cadence Concept HDL
  • Word、PowerPoint、Excel、Outlook
  • Hardware Troubleshooting
  • Hardware Development
  • Verilog RTL coding based on Intel Altera CPLD
  • Python coding for BOM check

  • English — Advanced
  • Mandarin — Native speaker