CakeResume Talent Search

Advanced filters
On
4-6 years
6-10 years
10-15 years
More than 15 years
Avatar of the user.
Avatar of the user.
Past
Marketing Manager @幫你優股份有限公司 BoniO Inc. / 閱讀優有限公司 TaaO Company Limited
2021 ~ Present
Marketing Manager
Within one month
WordPress
Google Analytics
Project Management
Unemployed
Ready to interview
Full-time / Interested in working remotely
4-6 years
淡江大學
英文學系
Avatar of the user.
Avatar of the user.
Technical assist manager @MicroIP
2022 ~ Present
Architect, Principal Software Engineer
Within one month
C++ Language
Java
OOP Programming
Employed
Ready to interview
Full-time / Interested in working remotely
6-10 years
National Pingtung University
Computer science
Avatar of 戴玉林.
Avatar of 戴玉林.
高級工程師 @東佑達自動化科技股份有限公司
2021 ~ 2023
研發工程師
Within one month
開發及電氣特性測試。 ·針對1KW以下馬達動力計開發。 ·各項馬達驅動控制測試及電氣特性測試。 Skills Programming Language C# | .NET | Python CAD AutoCAD Mechanical FreeCAD EDA Altium Designer KiCad Proteus Machine Vision MVTec HALCON OpenCV Experience 規劃和執行新產品的開發或現有專案的開發研究支援。 開發和維護視覺系統,整合影像擷取、機
Halcon vision
AutoCAD Mechanical
Proteus
Employed
Ready to interview
Full-time / Interested in working remotely
10-15 years
正修科技大學(Cheng Shiu University)
機械工程系
Avatar of 劉柏頡.
Avatar of 劉柏頡.
主任工程師 @Silicon Motion
2020 ~ Present
資深數位工程師
Within one month
劉柏頡 6 years Digital Designer, mainly focus on FPGA(SNPS HAPS80/100) relative design and integrations. Familiar with Simulator(VCS/Xcelium) and FPGA Synthesis tools(SNPS Synplify & ProtoCompiler, Xilinx Vivado). Experienced in script languages, such as Makefile, TCL, Perl and Python. Experienced with EDA tools, such as SNPS SpyGlass and CDNS LEC. Experienced in building some automatic flows using Jenkins and Git. Supervisor Engineer 城市,[email protected] Skills Language SystemVerilog & Verilog C/C++ Python Makefile Perl TCL Tool Xilinx Vivado Synplify/ProtoCompiler Xcelium
SystemVerilog
Xilinx FPGA
Debugging
Employed
Ready to interview
Full-time / Interested in working remotely
6-10 years
逢甲大學
電子工程
Avatar of 李昀庭.
Avatar of 李昀庭.
AI Engineer @Playsee
2022 ~ Present
資料分析師、資料科學家、產品經理
Within one month
李昀庭 Data scientist Taiwan 技能 Machine learning and Engineering skills: Python, Big Query, Google Storage, Linux, Docker, GCP, AWS, Scikit-learn, Tensorflow, Pytorch, MLOps, FastAPI, Machine Learning, Deep Learning, Computer Vision, NLP Experimental design, Project management, Product design English - TOEIC 725 工作經歷 AI工程師 Playsee NovPresent Taipei, Taiwan 自動化標註推薦系統 設計並實踐架構取代25個標註者並及時標記和篩選視頻審核內容。 設計並優化影片
Python
Project Management
Strategic Thinking
Employed
Ready to interview
Full-time / Interested in working remotely
4-6 years
National Cheng Kung University
心理所(認知科學所)
Avatar of 蘇哲緯.
Avatar of 蘇哲緯.
高級工程師 @友達光電
2015 ~ Present
製程工程師、設備工程師、自動化工程師
Within one month
利用樹梅派開發 行動遠端人機 , 方便人員維修機台操控 , Cost Down 原廠改造費用 104.5萬 → 0元 。 Developer 顯影機 CD-821 化學品用量分析 , EDA(Tableau 工程資訊分析) + PLC(改造) 有效管控製程參數減少 化學品 用量共323萬 。 ALN 曝光機 OFFSET(製程穩定度)與ALN RETRY(機台 Tact Time) 監控工
PLC Programming
Tableau
Python
Employed
Open to opportunities
Full-time / Not interested in working remotely
6-10 years
國立勤益科技大學
電機工程
Avatar of 吳志元.
Avatar of 吳志元.
技術副理 @MediaTek 聯發科技
2023 ~ Present
研發主管
Within one month
劃主管經驗。 4. 3年IC設計兼演算法開發經驗。 5. 1年IC設計高階主管經驗。(數位+演算法+類比(代)+系統(代)+整合,EDA(代)) 工作經歷 技術副理 • MediaTek 聯發科技 三月Present | Taipei, Taiwan 1. Mobile phone modem digital development management (ko to mp) 2. TSMC Process 3nm, 4nm 3. RMA Analysis management 4. Design Flow and tool control 5
Word
PowerPoint
Excel
Employed
Open to opportunities
Full-time / Interested in working remotely
10-15 years
國立交通大學 National Chiao Tung University
工業管理
Avatar of EDAN.
Avatar of EDAN.
高級專員 @元大商業銀行
2020 ~ Present
系統分析師
Within one month
EDAN The High Commissioner Taipei, Taiwan Hello,I'm Edan.Information Technology graduate with Full stack coding and analyze domain know how skills. The framework I am good at is .NET, and the program architecture is MVC. Currently working in the information department of Yuanta Bank, through the CakeResume LinkedIn page, I learned that many excellent companies are recruiting talents, and I am currently looking for new targets. Experience The High Commissioner Yuanta Bank • MarPresent 1. System maintenance and operation : Communicate with demand units and design solutions collaboratively, write requirements and system analysis specification
JavaScript
jQuery
HTML
Employed
Open to opportunities
Full-time / Interested in working remotely
4-6 years
德明科技大學
資訊科技系
Avatar of 高振倫.
Avatar of 高振倫.
Data Engineer @MediaTek Inc.
2019 ~ Present
Senior Software Engineer
Within one month
assurance for cloud native solutions including designed chips and SDKs. - Implementing t est functions to support SONiC, an open source network operating system, and designing reusable APIs for team members to complete test plans smoothly. - Developing a test automation framework by using Pytest which is also integrated with Jenkins and Allure to generate concise test reports to increase RD's productivity. Data Engineer MediaTek Inc. • AprSepImplemented an ETL solution for up to 100+ EDA tools, being capable of processingtool jobs and collecting 400+ GB tool reports every day. - Designed a ...
Python
Linux
Machine Learning
Employed
Open to opportunities
Full-time / Interested in working remotely
6-10 years
National Tsing Hua University
Data Mining, Database System
Avatar of the user.
Avatar of the user.
Creative Director & Global Trade Assistant @Relee Scissors Co.
2021 ~ Present
Creative Director & Global Trade Assistant
Within two months
Microsoft Office
Adobe Photoshop
Adobe Illustrator
Full-time / Interested in working remotely
4-6 years
Tunghai University
International Business Administration

The Most Lightweight and Effective Recruiting Plan

Search resumes and take the initiative to contact job applicants for higher recruiting efficiency. The Choice of Hundreds of Companies.

  • Browse all search results
  • Unlimited access to start new conversations
  • Resumes accessible for only paid companies
  • View users’ email address & phone numbers
Search Tips
1
Search a precise keyword combination
senior backend php
If the number of the search result is not enough, you can remove the less important keywords
2
Use quotes to search for an exact phrase
"business development"
3
Use the minus sign to eliminate results containing certain words
UI designer -UX
Only public resumes are available with the free plan.
Upgrade to an advanced plan to view all search results including tens of thousands of resumes exclusive on CakeResume.

Definition of Reputation Credits

Technical Skills
Specialized knowledge and expertise within the profession (e.g. familiar with SEO and use of related tools).
Problem-Solving
Ability to identify, analyze, and prepare solutions to problems.
Adaptability
Ability to navigate unexpected situations; and keep up with shifting priorities, projects, clients, and technology.
Communication
Ability to convey information effectively and is willing to give and receive feedback.
Time Management
Ability to prioritize tasks based on importance; and have them completed within the assigned timeline.
Teamwork
Ability to work cooperatively, communicate effectively, and anticipate each other's demands, resulting in coordinated collective action.
Leadership
Ability to coach, guide, and inspire a team to achieve a shared goal or outcome effectively.
More than one year
台灣新北市
Professional Background
Current status
Studying
Job Search Progress
Professions
I&C Engineer
Fields of Employment
Manufacturing
Work experience
Less than 1 year
Management
None
Skills
Cadence Virtuoso
Advanced Design System
EDA
Languages
Chinese
Native or Bilingual
English
Intermediate
Job search preferences
Positions
RF工程師
Job types
Full-time
Locations
台灣台北市, 台灣新北市, 台灣新竹縣
Remote
Interested in working remotely
Freelance
No
Educations
School
國立台灣師範大學
Major
電機工程學系
Print
Profile 00 00@2x

何泰廷

在碩班兩年時間,透過每次設計電路和下線來累積我對電路設計的了解。

0923-607-735
新北市,台灣

[email protected]

學歷

國立臺灣師範大學,2019 年 8月 - 至今

    電機工程學系 


指導教授/實驗室: 蔡政翰 博士/ 射頻微波積體電路實驗室 

碩士論文: 應用於第五代行動通訊之接收機設計

國立宜蘭大學,2015 年 8 月 - 2019 年 7 月

    電子工程學系

經歷

電子學實驗二 助教,2021 年 2 月 - 2021 年 6 月

協助教師授課後課堂Demo當週實驗,並提供解決學生課堂問題,課後批改作業。

射頻主動電路設計與量測實務,2021 年 2 月 - 2021 年 6 月

協助教師授課後課堂Demo實驗,並提供解決學生課堂問題,課後批改作業。

參與台灣半導體研究中心晶片設計課程,2021 年 3 月 17 日 

mmWave Active Electronically Scanned Array design with 3D EM 

電磁學 助教,2020 年 9 月 - 2021 年 1 月 

協助教師授課後解決同學課程相關問題,批改作業。

Sub-6GHz/mmW之共構多輸入輸出射頻模組課程推廣工作訪,2020 年 9 月 3 日 

參與教育部5G行動寬頻人才培育計畫(5G天線與射頻技術聯盟中心)

高階調變技術毫米波寬頻高鏡像抑制收發器研發,2020 年 6 月 - 2021 年 9 月

參與實驗室計畫研究降頻器之高鏡像訊號抑制接收器

電子學實驗二 助教,2020 年 2 月 - 2020 年 6 月 

協助教師授課後課堂Demo當週實驗,並提供解決學生課堂問題,課後批改作業。

技能

Cadence Virtuoso, Advanced Design System, Sonnet, EDA

相關修習課程

射頻與微波積體電路,多輸入多輸出通訊傳收機設計與實作,射頻主動電路設計與量測實務

設計和下線經驗

28GHz Two Stage Low Noise Amplifier using 0.18-um CMOS process


28GHz Up Conversion using 90-nm CMOS process


38GHz Two Stage Power Amplifier using 65-nm CMOS process


• 28GHz Down Conversion using 65-nm CMOS process(碩論電路)


28GHz Receiver using 65-nm CMOS process(碩論電路)


28GHz Down Convertion using 0.18-um CMOS process


28GHz Two Stage Low Noise Amplifier using 65-nm CMOS process


38GHz Variable Gain Amplifier with BandGap using 65-nm CMOS process


3GHz Variable Gain Amplifier using 65-nm CMOS process(碩論電路)


28GHz Two Stage Low Noise Amplifier using 0.18-um CMOS process

Paragraph image 06 00@2x
Paragraph image 06 01@2x
Paragraph image 06 02@2x

・28GHz Down Conversion using 0.18-um CMOS process

Paragraph image 06 00@2x
Paragraph image 06 01@2x
Paragraph image 06 02@2x
Paragraph image 06 00@2x

・28GHz Up Converter using 90-nm CMOS process

Paragraph image 06 00@2x
Paragraph image 06 01@2x
Paragraph image 06 02@2x
Paragraph image 06 00@2x
Paragraph image 06 01@2x
Paragraph image 06 02@2x
28GHz Two Stage Low Noise Amplifier using 65-nm CMOS process

Paragraph image 06 00@2x
Paragraph image 06 01@2x
Paragraph image 06 02@2x
38GHz Two Stage Power Amplifier using 65-nm CMOS process

Paragraph image 06 00@2x
Paragraph image 06 01@2x
38GHz Variable Gain Amplifier with BandGap using 65-nm CMOS process

Paragraph image 06 00@2x
Paragraph image 06 01@2x
28GHz Down Conversion using 65-nm CMOS process(碩論電路)

Paragraph image 06 00@2x
Paragraph image 06 01@2x
Paragraph image 06 02@2x
Paragraph image 06 00@2x
3GHz Variable Gain Amplifier using 65-nm CMOS process(碩論電路)

Paragraph image 06 00@2x
Paragraph image 06 01@2x
28GHz Receiver using 65-nm CMOS process(碩論電路)

Paragraph image 06 00@2x
Paragraph image 06 01@2x
Paragraph image 06 02@2x
Paragraph image 06 00@2x

證照


工業電子丙級,AMA先進為控制器應用認證

Resume
Profile
Profile 00 00@2x

何泰廷

在碩班兩年時間,透過每次設計電路和下線來累積我對電路設計的了解。

0923-607-735
新北市,台灣

[email protected]

學歷

國立臺灣師範大學,2019 年 8月 - 至今

    電機工程學系 


指導教授/實驗室: 蔡政翰 博士/ 射頻微波積體電路實驗室 

碩士論文: 應用於第五代行動通訊之接收機設計

國立宜蘭大學,2015 年 8 月 - 2019 年 7 月

    電子工程學系

經歷

電子學實驗二 助教,2021 年 2 月 - 2021 年 6 月

協助教師授課後課堂Demo當週實驗,並提供解決學生課堂問題,課後批改作業。

射頻主動電路設計與量測實務,2021 年 2 月 - 2021 年 6 月

協助教師授課後課堂Demo實驗,並提供解決學生課堂問題,課後批改作業。

參與台灣半導體研究中心晶片設計課程,2021 年 3 月 17 日 

mmWave Active Electronically Scanned Array design with 3D EM 

電磁學 助教,2020 年 9 月 - 2021 年 1 月 

協助教師授課後解決同學課程相關問題,批改作業。

Sub-6GHz/mmW之共構多輸入輸出射頻模組課程推廣工作訪,2020 年 9 月 3 日 

參與教育部5G行動寬頻人才培育計畫(5G天線與射頻技術聯盟中心)

高階調變技術毫米波寬頻高鏡像抑制收發器研發,2020 年 6 月 - 2021 年 9 月

參與實驗室計畫研究降頻器之高鏡像訊號抑制接收器

電子學實驗二 助教,2020 年 2 月 - 2020 年 6 月 

協助教師授課後課堂Demo當週實驗,並提供解決學生課堂問題,課後批改作業。

技能

Cadence Virtuoso, Advanced Design System, Sonnet, EDA

相關修習課程

射頻與微波積體電路,多輸入多輸出通訊傳收機設計與實作,射頻主動電路設計與量測實務

設計和下線經驗

28GHz Two Stage Low Noise Amplifier using 0.18-um CMOS process


28GHz Up Conversion using 90-nm CMOS process


38GHz Two Stage Power Amplifier using 65-nm CMOS process


• 28GHz Down Conversion using 65-nm CMOS process(碩論電路)


28GHz Receiver using 65-nm CMOS process(碩論電路)


28GHz Down Convertion using 0.18-um CMOS process


28GHz Two Stage Low Noise Amplifier using 65-nm CMOS process


38GHz Variable Gain Amplifier with BandGap using 65-nm CMOS process


3GHz Variable Gain Amplifier using 65-nm CMOS process(碩論電路)


28GHz Two Stage Low Noise Amplifier using 0.18-um CMOS process

Paragraph image 06 00@2x
Paragraph image 06 01@2x
Paragraph image 06 02@2x

・28GHz Down Conversion using 0.18-um CMOS process

Paragraph image 06 00@2x
Paragraph image 06 01@2x
Paragraph image 06 02@2x
Paragraph image 06 00@2x

・28GHz Up Converter using 90-nm CMOS process

Paragraph image 06 00@2x
Paragraph image 06 01@2x
Paragraph image 06 02@2x
Paragraph image 06 00@2x
Paragraph image 06 01@2x
Paragraph image 06 02@2x
28GHz Two Stage Low Noise Amplifier using 65-nm CMOS process

Paragraph image 06 00@2x
Paragraph image 06 01@2x
Paragraph image 06 02@2x
38GHz Two Stage Power Amplifier using 65-nm CMOS process

Paragraph image 06 00@2x
Paragraph image 06 01@2x
38GHz Variable Gain Amplifier with BandGap using 65-nm CMOS process

Paragraph image 06 00@2x
Paragraph image 06 01@2x
28GHz Down Conversion using 65-nm CMOS process(碩論電路)

Paragraph image 06 00@2x
Paragraph image 06 01@2x
Paragraph image 06 02@2x
Paragraph image 06 00@2x
3GHz Variable Gain Amplifier using 65-nm CMOS process(碩論電路)

Paragraph image 06 00@2x
Paragraph image 06 01@2x
28GHz Receiver using 65-nm CMOS process(碩論電路)

Paragraph image 06 00@2x
Paragraph image 06 01@2x
Paragraph image 06 02@2x
Paragraph image 06 00@2x

證照


工業電子丙級,AMA先進為控制器應用認證