CakeResume Job Search

Advanced filters
Off
Logo of Google.
Google welcomes people with disabilities. Minimum qualifications: Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience. 3 years of experience in ASIC performance power management or low-power design and methodology. Experience in computer architecture concepts, such as micro-architecture, cache, pipe-lining, and memory subsystems. Preferred qualifications: Master's degree or PhD in Electrical Engineering, Compute
Regular earnings reach NT$40,000
Logo of Google.
Google welcomes people with disabilities. Minimum qualifications: Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience. 5 years of experience in SoC performance or power analysis, modeling, and optimizations. Experience with SoC architectures, performance, and power KPIs. Experience in software power optimizations (Android, Linux) and post-si power productization work. Preferred qualifications: Master's degree or
Regular earnings reach NT$40,000
Logo of Tensorcom.
Tensorcom, a pioneer in developing innovative semiconductors for high-speed millimeter wave, ultra-low power, wireless communication chipsets, is looking for a candidate who is interested in working on complex, low power, ASIC designs for our next generation WiGig/IEEE 802.11ad compliant SoCs. The interested candidate will participate in a range of ASIC development activities such as defining the SoC architecture, the development of RTL code, the taping-out of the chip, and the evaluation of
40K+ TWD / month
2 years of experience required
No management responsibility
Logo of NVIDIA.
NVIDIA is seeking outstanding entry-level Verification Engineers to verify the design and implementation of the next generation of PCI Express controllers for the world’s leading GPUs and SOCs by developing scalable testbench that is re-usable across different verification methodologies and environments. This position offers the opportunity to have real impact in a dynamic, technology-focused company impacting product lines ranging from consumer graphics to self-driving cars and the growing fiel
PCIE
ASIC
Verilog
2 years of experience required
No management responsibility
Logo of Ali Tech.
1.Front-End/Modem (Baseband) Architecture Design for WiFi6/BT/BLE systems; 2.Optimization of Frontend/Modem circuits and simulation/verifications; 3.Digital Circuit Design and Verification – RTL Coding/Synthesis/STA/…
C++
FPGA
ASIC
1.8M ~ 2.3M TWD / year
No management responsibility
Logo of Altek 華晶科技.
1. ASIC影像演算法開發 2. 具AI/Deep Learning/Machine Learning相關演算法開發經驗者尤佳
AI
Python
C/C++
新竹科學園區
60K+ TWD / month
Logo of 安提國際股份有限公司.
一、工作內容 1. 開發與維護 AI ASIC BSP、NVIDIA Jetson Embedded System BSP 。 2. AI加速平台開發與維護。 3. 客製化開發功能。 4. GitHub 版本控制。 5. 程式開發規劃與設計。 二、其他條件 1. 熟悉ubuntu ( Linux Kernel和Kernel driver porting) 尤佳 2. 熟
40K ~ 60K TWD / month
No requirement for relevant working experience
No management responsibility
Logo of 宏正自動科技股份有限公司.
研發工程師,與我們一同開創科技趨勢新局! 【工作內容】 As a IC Design Engineer, you will design, implement and verify products that use FPGAs and/or ASICs. 1. Participate in the micro architecture and design partition within the FPGAs and/or ASICs and implement design blocks using Verilog. 2. Participate in all phases of FPGA/ASIC design Flow (Synthesis, Place
40K ~ 80K TWD / month
No requirement for relevant working experience
No management responsibility
Logo of Google.
Google welcomes people with disabilities. Note: By applying to this position you will have an opportunity to share your preferred working location from the following: New Taipei, Banqiao District, New Taipei City, Taiwan; Taipei, Taiwan . Minimum qualifications: Bachelor's degree in Electrical Engineering or Computer Science, or equivalent practical experience. Experience verifying digital logic at RTL using SystemVerilog for ASICs. Experience verifying digital systems using standard IP componen
Logo of CakeResume Headhunting Recruitment Service.
勢的5G通訊設備 🚩 薪資優渥 工作職責 - Experience with SPI, I2C interface development. - Experience with RF Crest Factor Reduction (CFR), Digital Pre-Distortion (DPD) and Closed-Loop Gain Control (CLGC) development. - Experience with RF calibration development. - Experience with RF test equipment measurements for power or spectrum or waveform quality in NR5G cellular standard. - Interface with cross-functional teams within the overall modem organization: ASIC design, modem/
C
C++
1.3M ~ 2M TWD / year
5 years of experience required
No management responsibility

CakeResume Job Search

Join CakeResume now! Search tens of thousands of job listings to find your perfect job.