CakeResume Job Search

Advanced filters
Off
Taipei City, Taiwan
Logo of WASAI Technology.
This internship shall last at least 4 months at full-time or 2-4 days per week part-time. Please make sure you will be able to complete this period before sending your application. * Studying and developing RTL code using Verilog to accelerate kernels for Big Data platforms * System debug & Validation of FPGA prototype systems * Performance analysis and tuning of workloads on heterogeneous platform
200 ~ 500 TWD / hour
No requirement for relevant working experience
No management responsibility
Logo of WASAI Technology.
* Design and develop RTL for Big Data platform. * Defines and documents RTL changes required for emulation/FPGA. * Tests and debugs the emulation/FPGA model and collaterals. * Develops improvements to usability by RTL validation and debugging of failing RTL tests on the emulation platform. *You will join a growing team of IC design engineering professionals and have a real opportunity to have your hardware solutions embraced and to demonstrate your coaching and mentoring skills
OpenCL
Verilog
VHDL
80K ~ 200K TWD / month
No requirement for relevant working experience
No management responsibility
Logo of Edom Technology 益登科技股份有限公司.
1. Assist customers in product development, problem analysis and technical solutions, eg. review schematic and layout 2. Responsible for project technical support of related product lines to assist customers in the smooth introduction of mass production; 3. Assist business to develop product application market; 4. Solve customer problems and meet customer needs; 5. Actively participate in team collaboration and achieve common goals of the team.
Electrical Engineering
FAE
Technical support
50K ~ 70K TWD / month
No requirement for relevant working experience
No management responsibility
Logo of 印度商維維帝恩科技有限公司台灣分公司.
Job Description: - Managing projects of System Architect in LTE, 5G RU's, SmallCell. - Coordinate and manage Indian team. Skills and Experiences: - Experience in managing the complete Product Lifecycle for Development of Radio Products in LTE, 5G. - Work experience Massive Mimo is preferred. - Experience on Layer 1 and ORAN Fronthaul is desired . - 5-8 years of working with FPGA architecture, implementation and verification. - Understanding of telecommunication theory. - Successfully build verif
台北市信義區基隆路1段206號16樓 (距捷運市政府站350公尺)
100K ~ 150K TWD / month
No management responsibility
Logo of Ali Tech.
1.Front-End/Modem (Baseband) Architecture Design for WiFi6/BT/BLE systems; 2.Optimization of Frontend/Modem circuits and simulation/verifications; 3.Digital Circuit Design and Verification – RTL Coding/Synthesis/STA/…
C++
FPGA
ASIC
1.8M ~ 2.3M TWD / year
No management responsibility
Logo of Ali Tech.
1.高速介面(SerDes)類比電路設計 2.Circuit design of CTLE/CDR/DFE/PLL/TX 3.Familiar with SerDes and DDR PHY architecture (ex: PCIe3 / USB3 / HDMI2 / DDR4 / LPDDR4/4x ...etc)
C++
FPGA
PLL
1.8M ~ 2.3M TWD / year
No management responsibility
Logo of Ali Tech.
1. 具Bluetooth系統設計分析 2. Bluetooth產品設計專案規劃 3. 專案開發技術指導 4. 客戶參訪,技術方案支持及推廣
C++
Verilog
FPGA
1.8M ~ 2.3M TWD / year
No management responsibility
Logo of VICI Holdings 威旭資訊有限公司.
VICI Holdings 威旭資訊是一間專注於高頻交易、造市及套利交易的公司,我們進行量化研究並追求更好的交易策略。擁有領先全台的軟體研發團隊,並具備華爾街等級的FPGA設計技術,據此打造低延遲全自
R
Python
C++
1M ~ 2M TWD / year
No requirement for relevant working experience
No management responsibility
Logo of VICI Holdings 威旭資訊有限公司.
VICI Holdings 威旭資訊是一間專注於高頻、造市及套利交易的公司,我們進行量化研究並追求更好的交易策略。擁有領先全台的軟體研發團隊,並具備華爾街等級的FPGA設計技術,據此打造低延遲全自動交
Regular earnings reach NT$40,000
3 years of experience required
No management responsibility
Logo of VICI Holdings 威旭資訊有限公司.
VICI Holdings 威旭資訊是一間專注於高頻交易、造市及套利交易的公司,我們進行量化研究並追求更好的交易策略。擁有領先全台的軟體研發團隊,並具備華爾街等級的FPGA設計技術,據此打造低延遲全自
Socket
C++
75K ~ 100K TWD / month
No requirement for relevant working experience
No management responsibility

CakeResume Job Search

Join CakeResume now! Search tens of thousands of job listings to find your perfect job.