CakeResume Job Search

1. Storage產品SI/PI量測與驗證 (PCIe,SATA,USB etc,..)。 2. 協同研發⼈員分析訊號品質不良原因。 3. 制定專案量測計劃書及程序書。 4. 規劃建置量測設備及治具。

As a Hardware Engineer summer intern, you will engage in projects that involve: (It will be adjusted according to the final internship department.) ．Product Development: Assisting in the design and development of new hardware products or improvements to existing ones. ．Testing and Validation: Conducting tests to validate the functionality and performance of hardware components. ．Technical Documentation: Creating and maintaining technical documentation, such as product specifications and design f

污染的光源。期望能為人類創造並提供永續發展的解決方案，積極實現「智慧•節能」的永續發展願景。" •New technique (including semiconductor and LED process application) research •Process buildup and development •New machine evaluation •Patent search for new technique of Photoelectric and electric engineer •Daily feedback status and issue review •Weekly update working status and new research study

Conduct regular analysis and integration of trends in the Fast-Moving Consumer Goods (FMCG) market, consumers, and competitors based on market segments, providing professional analysis reports. Collate and analyze information on the dynamics of the consumer goods market and business. Manage the official website of Kao Corporation. Annual contract management for marketing department's collaborative partners, including cost reviews and service evaluations. Fluent in both Chinese and English.

PD充電器。低能耗、高效率、長壽命是光寶產品的代名詞，成為驅動世界的動力是我們的使命。" •PTT/EVT/DVT/PILOT RUN Evaluation Test •Evaluation Test For example: Operating Temperature, Component Stress, Function test, CMN, EMC test, •Evaluate second source, E-CAP life and SOA. •Writing of automated product testing programs and hardware integration testing.

Job Title SS&P - Cost Engineer for Asia Degree: Bachelor, Master Work Experience: 4-9 years Travel: 25% Workplace Types: Hybrid Job Description: To take cost engineer functions for SS&P Asia, including SEA, Taiwan, China, South Korea and Japan 1. Cost analysis and validation to help commercial negotiation 2. Cost workshop, to identify opportunities and drive down cost 3. Cost education, to train our employees (not just sourcing leads) to increase cost knowledge 4. DST

Leading BIOS team to develop and maintain BIOS project. Coreboot/Slim bootloader develop experience is plus. RFQ spec evaluation for BIOS part. Co-work & debug BIOS issue with hardware engineer. BIOS feature porting.

工作內容 Responsible for leading a team to develop and maintain the QNAP BIOS/EC/MCU project. Capable of developing unique feature based on hardware or PM specification. Define the platform validation plan and develop necessary debugging and test tools. Willing to deep dive into specific domain technologies or new hardware feature and arrange related technical training courses. Work across different HW and SW teams to identify and resolve technical issues. ‌

Lead a dynamic team in the development and upkeep of the QNAP BIOS/EC/MCU project. Demonstrate proficiency in crafting distinctive features aligned with hardware or project management specifications. Articulate and implement a comprehensive platform validation plan, including the creation of essential debugging and testing tools. Show eagerness to delve deeply into specific domain technologies or emerging hardware features, coordinating and conducting relevant technical training courses. Collabo

Manage Power solution development to align with system schedule and fulfill system requirement. Cross function team cooperation on power related issue solving and program management. Team collaboration for validation plan establishment and functionality evaluation. Engage with technology partners on new technology trend and feature set of power application.