CakeResume 找人才

进阶搜寻
On
4 到 6 年
6 到 10 年
10 到 15 年
15 年以上
Avatar of the user.
Avatar of the user.
曾任
R&D process integration engineer @ UMC
2014 ~ 2022
Semiconductor Engineer
超過一年
Excel
reliability
Process Integration
待业中
目前没有兴趣寻找新的机会
全职 / 对远端工作有兴趣
10 到 15 年
National Yang Ming Chiao Tung University
Electrical Engineering & IC design
Avatar of Ming-Yao (Mike), Chen.
Avatar of Ming-Yao (Mike), Chen.
External Manufacturing Manager @ONsemiconductor
2018 ~ 现在
Managing Director
超過一年
In process control (stability), process capability best practice cross fertilization management. • Promoting yield improvement and systematically feedback information to new product development team, PDCA cycle review. • Actively identify scrap saving opportunities. • Process optimization related to yield loss caused by strict customer requirements and quality case. • Be yield enhancement hub for technical assessment from IC circuit design, wafer manufacturing, assembly, test and OSAT capability evaluation. • Initiate taskforces to drive OSAT on multi-dimensional tasks including customer voice, quality focus, production sustaining. • Lead continuous improvement program to achieve excellent yield and quality performance. • Drive yield
word
powerpoint
Excel
就职中
全职 / 对远端工作有兴趣
6 到 10 年
National Chiao Tung University, Hsinchu, Taiwan, Republic of China
Material Science and Engineering
Avatar of the user.
Avatar of the user.
曾任
研發工程師 @新日興股份有限公司
2021 ~ 2023
機械工程師,半導體製程工程師,半導體設備工程師,
一個月內
Word
PowerPoint
Excel
待业中
正在积极求职中
全职 / 暂不考虑远端工作
6 到 10 年
國立台北科技大學
Materials Science and Engineering
Avatar of 吳明赫.
Avatar of 吳明赫.
Test Equipment Technician @Micron Technology 台灣美光
2018 ~ 现在
製程工程師、設備工程師、半導體工程師
一個月內
吳明赫 Test Equipment Technician Taichung City, Taiwan Passionate about continuous learning and professional growth, good at working effectively under pressure, with 10 years of experience in semiconductor back-end equipment. Demonstrates excellence in equipment maintenance, upkeep, improvements and capability enhancements. 工作經歷 Test Equipment Technician Micron Technology 台灣美光 • 十一月Present # Leadership Daily *improvement Equipment UPH/PPJ/MTBF/SDT/UDT KPI, until meet target *Mentor other equipment engineers in the respective area *Support edit/improve Equipment...OCAP/Procedure/SOP
Microsoft Office
critical thinking
Analytical Skills
就职中
正在积极求职中
全职 / 暂不考虑远端工作
10 到 15 年
南台科技大學
電機工程系
Avatar of shih-heng sun.
Avatar of shih-heng sun.
曾任
Process Integration Engineer @TSMC Fab12B
2019 ~ 2021
Yield Improvement Engineer
超過一年
Shih Heng Sun Semiconductor Process Integration Engineer with 5+ years of experience. TSMC PIE specializing in advanced technology semiconductor products (3nm~10nm). Well-versed in yield improvement of semiconductor manufacturing process, Logic IC yield analysis, and collaborating with production line to solve problems. Making a huge leap for TSMC advanced IC fabrication in process integration and yield improvement. Enthusiastic about semiconductor product development and design which can change people's lives. Work Experiences Yield Improvement Engineer • TSMC Fab12B AugustDecember 2020 Expert in most advanced Logic IC process (5nm~10nm) and familiar with advanced measuring
Communicating
Measuring Instruments
Semiconductor Process
待业中
全职 / 对远端工作有兴趣
4 到 6 年
National Taiwan University
M.S. Photonics and Optoelectronics
Avatar of the user.
Avatar of the user.
Project Enginner @ASE Technology Holding Co., Ltd.
2019 ~ 现在
QA Engineer
超過一年
Word
Excel
PowerPoint
就职中
全职 / 对远端工作有兴趣
6 到 10 年
國立嘉義大學
應用數學, 統計
Avatar of Wen Chun-I.
Avatar of Wen Chun-I.
Backend @胡了資訊
2023 ~ 现在
Software Engineer / Backend Engineer
一個月內
of about 50,000 players at the same time. 3.Designed a new poker game using .NET Core and also handled the system design. 4.Improved system performance when 30,000 players were online with 100 containers, each with 1 core CPU. Before the enhancement, the CPU loading was at 10%, but after the enhancement, the CPU loading was reduced to 1%. At the same time, used interpolation to reduce data transfer volume to 1/10 of the original data. 5.Promoted to a backend lead and job responsibilities included
Rust
Node.js
TypeScript
就职中
目前没有兴趣寻找新的机会
全职 / 对远端工作有兴趣
6 到 10 年
Fju Jen Catholic University
Math

最轻量、快速的招募方案,数百家企业的选择

搜寻简历,主动联系求职者,提升招募效率。

  • 浏览所有搜寻结果
  • 每日可无限次数开启陌生对话
  • 搜尋僅開放付費企業檢視的简历
  • 检视使用者信箱 & 电话
搜寻技巧
1
Search a precise keyword combination
senior backend php
If the number of the search result is not enough, you can remove the less important keywords
2
Use quotes to search for an exact phrase
"business development"
3
Use the minus sign to eliminate results containing certain words
UI designer -UX
免费方案仅能搜寻公开简历。
升级至进阶方案,即可浏览所有搜寻结果(包含数万笔览仅在 CakeResume 平台上公开的简历)。

职场能力评价定义

专业技能
该领域中具备哪些专业能力(例如熟悉 SEO 操作,且会使用相关工具)。
问题解决能力
能洞察、分析问题,并拟定方案有效解决问题。
变通能力
遇到突发事件能冷静应对,并随时调整专案、客户、技术的相对优先序。
沟通能力
有效传达个人想法,且愿意倾听他人意见并给予反馈。
时间管理能力
了解工作项目的优先顺序,有效运用时间,准时完成工作内容。
团队合作能力
具有向心力与团队责任感,愿意倾听他人意见并主动沟通协调。
领导力
专注于团队发展,有效引领团队采取行动,达成共同目标。
半年內
Product Device Engineer
Taiwan Semiconductor Manufacturing Company (TSMC)
2020 ~ 现在
Taiwan
专业背景
目前状态
就职中
求职阶段
专业
产品工程师
产业
半导体
工作年资
2 到 4 年
管理经历
我有管理 15 人以上的经验
技能
WAT analysis
FinFET
Semiconductor Process
Yield analysis/enhancement
CMOS Technology
Electrical analysis
语言能力
English
专业
Chinese
母语或双语
求职偏好
希望获得的职位
Product Device Engineer
预期工作模式
全职
期望的工作地点
Hsinchu City, 台灣
远端工作意愿
对远端工作有兴趣
接案服务
是,我利用业余时间接案
学历
学校
Tsinghua University
主修科系
Master's degree Material Science
列印

Shengzhe Hong

TSMC product engineer (Device team), involved in FinFET tech, such as N5/ N12/ N16.
Specialize in WAT analysis, be able to logically identify potential electrical problems.
In addition, I have good communication skills and rich experience in X-dep. work.
Extremely interested in companies located in Taipei/Hsinchu or the USA.

  Taiwan   

Experience

Product Device Engineer  •  Taiwan Semiconductor Manufacturing Company (TSMC)

Aug 2020 - Present · 1 yr 5 m, Tainan City, Taiwan

• N5 mass production owner by WAT analysis, find out the potential electrical abnormality.
• Device (RO%) boost by Speed/Iddq/Vts/Isat/DIBL/LC/SC/Sws tracking analysis.
• Customer handling, ex: HPC Project/ S2S/ Wafer uniformity improvement (IDU/VtU/SPU)/ S2S.
• Yield analysis (Mbist/ LVccmin/ IDS/ Repair/ Chain scan) to develop the yield loss spec.
• SPICE model setting/ corner skew methodology (FF/SS/FS/SF).
• Capacity improvement (WPH) check with the integration team.
• Reliability (RA) improvement (HTOL/ TDDB) BKM check with QR team.

Product Device Engineer  •  Taiwan Semiconductor Manufacturing Company (TSMC)

Sep. 2018 - July 2020

• N12/ N16 mass production (MP) owner by WAT analysis.
• Support Nanjing fab (F16) MP and NTO ramp-up/ RTO/ Corner split provider.
• Customer handling: RO%/Speed/Iddq boost by tuning process, like Poly/Fin/ EPI/ Metal gate.
N12/16 SPICE model setting: propose a reasonable SPICE target by estimating the future silicon. 
Co-work with TDID and SPICE model team to set up SPICE.

• Deeply understand the correlation between inline (process) and WAT index.

Education

Skills


  • WAT analysis/ FinFET
  • Semiconductor Process
  • Yield analysis/enhancement

Language


  • English — Excellent
  • Chinese — Native

2015 - 2018

Tsinghua University

Master's degree in Material Science

2011 - 2015

National Taipei University of Technology

Bachelor's degree in Material Science

简历
个人档案

Shengzhe Hong

TSMC product engineer (Device team), involved in FinFET tech, such as N5/ N12/ N16.
Specialize in WAT analysis, be able to logically identify potential electrical problems.
In addition, I have good communication skills and rich experience in X-dep. work.
Extremely interested in companies located in Taipei/Hsinchu or the USA.

  Taiwan   

Experience

Product Device Engineer  •  Taiwan Semiconductor Manufacturing Company (TSMC)

Aug 2020 - Present · 1 yr 5 m, Tainan City, Taiwan

• N5 mass production owner by WAT analysis, find out the potential electrical abnormality.
• Device (RO%) boost by Speed/Iddq/Vts/Isat/DIBL/LC/SC/Sws tracking analysis.
• Customer handling, ex: HPC Project/ S2S/ Wafer uniformity improvement (IDU/VtU/SPU)/ S2S.
• Yield analysis (Mbist/ LVccmin/ IDS/ Repair/ Chain scan) to develop the yield loss spec.
• SPICE model setting/ corner skew methodology (FF/SS/FS/SF).
• Capacity improvement (WPH) check with the integration team.
• Reliability (RA) improvement (HTOL/ TDDB) BKM check with QR team.

Product Device Engineer  •  Taiwan Semiconductor Manufacturing Company (TSMC)

Sep. 2018 - July 2020

• N12/ N16 mass production (MP) owner by WAT analysis.
• Support Nanjing fab (F16) MP and NTO ramp-up/ RTO/ Corner split provider.
• Customer handling: RO%/Speed/Iddq boost by tuning process, like Poly/Fin/ EPI/ Metal gate.
N12/16 SPICE model setting: propose a reasonable SPICE target by estimating the future silicon. 
Co-work with TDID and SPICE model team to set up SPICE.

• Deeply understand the correlation between inline (process) and WAT index.

Education

Skills


  • WAT analysis/ FinFET
  • Semiconductor Process
  • Yield analysis/enhancement

Language


  • English — Excellent
  • Chinese — Native

2015 - 2018

Tsinghua University

Master's degree in Material Science

2011 - 2015

National Taipei University of Technology

Bachelor's degree in Material Science