- Jobs
ResumeCreate your job-winning resume using our free resume builder.
PortfolioShowcase your skills and projects with a professional portfolio.ResumeCreate your job-winning resume using our free resume builder.Resume BuilderMake a resume for free.Resume TemplatesAccess our extensive library of professional & ready-to-use templates.Resume ExamplesGet inspired by real resume examples to create your own.Occupation GuideAccess resume writing guides tailored for different professions.Resume HelpGet expert advice on all things resume from our team of recruitment specialists.- ResourcesSuccess StoriesBusiness ExcellenceAbout CakeResumeFeatured Reads
- Hire
- Download our App
CakeResume Talent Search
Le Plan de Recrutement le Plus Efficace et Facile
Recherchez 800.000 CV et prenez l'initiative de contacter les candidats pour améliorer votre taux de recrutement. Le Choix de Centaines d'Entreprises
- Consulter tous les résultats
- Démarrer des nouvelles conversations sans limites
- Seules les entreprises avec un abonnement peuvent consulter les CV
- Consulter les adresses email et les numéros de téléphone des utilisateurs
Definition of Reputation Credits
Tang Chieh-Tse(Tang)
FPGA Engineer
Taipei，TW
- HDL development and verification
- Integrated use of FPGA IP with simulation verification to meet functional requirements
- Xilinx FPGA Application development C-Coding
- build the embedded Linux system (Petalinux)
- System verification project planning and system integration and testing.
Pegatron FPGA Engineer
Taipei，TW
- Blog http://hiyougood.blogspot.com/
- Email [email protected]
- Resume(Ch) https://www.cakeresume.com/kkman00234
Develop skill
- C
- Verilog/VHDL
- C#/C++ /python
Math
- PID Control
- Motion control
- FFT
Platform
- Xilinx vivado/Vitis
- Linux
- 8051/STM32/NRF52
Experience
2023/06 - Present
FPGA Engineer
Pegatron
- HDL development and verification
- FPGA IP Integration.
- Xilinx FPGA Application development C-Coding
- build the embedded Linux system (Petalinux)
2018/9 - 2021/8
National Chung Husing University of EE MS
- The graduation thesis is a wireless bluetooth monitoring system applied to spindle monitoring
- Has taken courses such as VLSI, Verilog, signal processing, etc.
2015/7 - 2023/06
EDM RD Team leader
Excetek
- Working assignment
- MCU,FPGA programming(C, Verilog)
- Windows application dev and maintain(C,C++)
2013/6 - 2015/7
Software engineer
Excetek
- CNC controller maintain(Tool: RTX(windows real-time tool),C/C++
2007 - 2012
National Cheng Kung University of BS
- Graduated from Math department of National Cheng Kung University.
Project experience
Phased array
Proof of concept for phase array by Xilinx soc.
Main job:
- HDL develop and verify.
- FPGA IP Integration.
- Xilinx FPGA Application development C-Coding
- build the embedded Linux system (Petalinux)
- System verification project planning and system integration and testing
EDM controller development
Use MCU, FPGA design low cost machine controller, and it has been sold the world for more than 5 years.
Main job:
- UART、ADC、FLASH application.
- Encoder feedback
- Motion control/PID
- Sparking PWM by FPGA
- Tool: C/C++、Verilog
Side project
Research on Wireless Sensor Module Applied to Machine Tool Spindle Monitoring(thesis)
Use piezoelectric blocks ,hardware circuits and MCU convert cutting chatter signals to Bluetooth packet, receiver get packet and analysis by time domain and freq domain(FFT). Find the chatter characteristics in time domain and freq domain to prediction and prevention.
Job:
- Bluetooth sw and fw integration
- Receiver GNU dev
- Spectrum display function (FFT)
- Tool: github、C、C#
Memory allocator discuss activity
Goal is find good memory allocater for rocket controller in linux. And formal verification discussion.My Job is use test,gcover,memory profile tool to build test process.Verification rocket controller sw and use gcover check coverage.And discussing memory deterministic with team member.
Tool: Linux、github、makefile、C
Tang Chieh-Tse(Tang)
FPGA Engineer
Taipei，TW
- HDL development and verification
- Integrated use of FPGA IP with simulation verification to meet functional requirements
- Xilinx FPGA Application development C-Coding
- build the embedded Linux system (Petalinux)
- System verification project planning and system integration and testing.
Pegatron FPGA Engineer
Taipei，TW
- Blog http://hiyougood.blogspot.com/
- Email [email protected]
- Resume(Ch) https://www.cakeresume.com/kkman00234
Develop skill
- C
- Verilog/VHDL
- C#/C++ /python
Math
- PID Control
- Motion control
- FFT
Platform
- Xilinx vivado/Vitis
- Linux
- 8051/STM32/NRF52
Experience
2023/06 - Present
FPGA Engineer
Pegatron
- HDL development and verification
- FPGA IP Integration.
- Xilinx FPGA Application development C-Coding
- build the embedded Linux system (Petalinux)
2018/9 - 2021/8
National Chung Husing University of EE MS
- The graduation thesis is a wireless bluetooth monitoring system applied to spindle monitoring
- Has taken courses such as VLSI, Verilog, signal processing, etc.
2015/7 - 2023/06
EDM RD Team leader
Excetek
- Working assignment
- MCU,FPGA programming(C, Verilog)
- Windows application dev and maintain(C,C++)
2013/6 - 2015/7
Software engineer
Excetek
- CNC controller maintain(Tool: RTX(windows real-time tool),C/C++
2007 - 2012
National Cheng Kung University of BS
- Graduated from Math department of National Cheng Kung University.
Project experience
Phased array
Proof of concept for phase array by Xilinx soc.
Main job:
- HDL develop and verify.
- FPGA IP Integration.
- Xilinx FPGA Application development C-Coding
- build the embedded Linux system (Petalinux)
- System verification project planning and system integration and testing
EDM controller development
Use MCU, FPGA design low cost machine controller, and it has been sold the world for more than 5 years.
Main job:
- UART、ADC、FLASH application.
- Encoder feedback
- Motion control/PID
- Sparking PWM by FPGA
- Tool: C/C++、Verilog
Side project
Research on Wireless Sensor Module Applied to Machine Tool Spindle Monitoring(thesis)
Use piezoelectric blocks ,hardware circuits and MCU convert cutting chatter signals to Bluetooth packet, receiver get packet and analysis by time domain and freq domain(FFT). Find the chatter characteristics in time domain and freq domain to prediction and prevention.
Job:
- Bluetooth sw and fw integration
- Receiver GNU dev
- Spectrum display function (FFT)
- Tool: github、C、C#
Memory allocator discuss activity
Goal is find good memory allocater for rocket controller in linux. And formal verification discussion.My Job is use test,gcover,memory profile tool to build test process.Verification rocket controller sw and use gcover check coverage.And discussing memory deterministic with team member.
Tool: Linux、github、makefile、C