CakeResume Job Search

職缺描述 【工作職責】 擔負日常工作運營和組員排班責任，設定季度和年度KPI，進行績效評估。 積極協調內部團隊、公司其他部門以及外部供應商的問題解決。 協助促進前端銷售和後端支援部門之間

職缺描述 【工作職責】 擔負日常工作運營和組員排班責任，設定季度和年度KPI，進行績效評估。 積極協調內部團隊、公司其他部門以及外部供應商的問題解決。 協助促進前端銷售和後端支援部門之間

Introduction to the job Are you a team player who wants to monitoring the software engineering processes and methods used to ensure software quality? Now, we are looking for software quality engineer to join us. This could be your next job, so if you would like to join us - please apply! Role and responsibilities “SBI or MBI” sustaining system and “D2D and D2DB DetectionCode” sustaining in TW. Response for Sustaining System / DetectionCode SW Quality testing / releasing

Introduction to the job Do you excel in managing and motivating others in technically challenging and complex projects? Do you have the ability to predict problems before they happen? ...And drive solutions! If so, a career as ASML SAP Project leader in Tainan factory awaits you. ASML, a market leader in the semiconductor lithography equipment, is looking to fill the role of SAP Project leader in Tainan Factory. This role is responsible for the overall

Company Highlight Leading New Engergy Company 獨角獸等級，提供B2B and B2C等服務 建立Global TA strategy TW、海外都有分公司，可以有跨國合作專案等 Responsibilities The Head of Talent Acquisition is responsible for establishing the strategic direction and execution of global hiring. The successful candidate will partner with company leaders to develop and implement the company’s overall recruiting strategy, lead

「我們希望解決品牌與網紅繁瑣的溝通時間、減少中間代理商的工作量，還有讓網紅在執行業配時更順暢。」 擁有上千筆KOL資料，可高效的為客戶提供最合適參考人選，一站式服務的網紅溝通協作

Company Highlight 知名投資券商，創辦人擁有豐富私募基金經驗，營收穩健 外商文化、彈性上下班 頂尖經營團隊，成員包含Apple, 各大知名金控等 Responsibilities 制定培訓計劃：根據需求評估，培訓負責人必須設計和開發滿足員

ECOLUX尚承科技與全球半導體大廠合作，官方合作夥伴包含ARM、Himax、Infineon、Microchip、NXP、Renesas...等，專注研發並提供「智慧物聯網產品資安解決方案」。 ECOLUX軟韌體產品品質主管的工作涉及確保軟韌體產品的品質和性

1. 管理Technical support團隊。 2. 進行所有已上線之系統維運，包含問題解決、一次性需求(BAU)、資料彙整處理、跨部門協調及廠商溝通。 3. 分析prod. Issues，並提出綜整解決方案；分析issue根本原因，協助相關團隊解

Google welcomes people with disabilities. Minimum qualifications: Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. 8 years of experience with digital logic design principles, RTL design concepts, and languages such as Verilog or SystemVerilog. Experience with logic synthesis techniques to optimize RTL code, performance and power as well as low-power design techniques. Experience with CPU or AI accelerator