CakeResume
CakeResume Logo
Masuk
Daftar
Jaringan
Jaringan Saya
Akses jaringan dan kelola kontak kamu.
CakeResume Meet
Perluas jaringan profesional kamu dengan terhubung dengan pengguna lain.
Komunitas
Interaksi dengan pengguna lain melalui acara, diskusi, dan forum.
Masuk
Daftar
Avatar of shih-heng sun.
shih-heng sun
Yield Improvement Engineer
ProfilCV
Postingan
0Koneksi
Cetak
Avatar of the user.

shih-heng sun

Yield Improvement Engineer
TSMC PIE specializing in advanced tech. semiconductor process (3nm~10nm). Well-versed in yield improvement of semiconductor manufacturing process, Logic IC yield analysis, and collaborate with production line to solve problems . Made a huge leap for TSMC advanced IC chip defect detection and yield improvement. Enthusiastic about semiconductor product development and design which can change people's lives.
TSMC Fab12B
National Taiwan University

Latar Belakang Profesional

  • Status sekarang
    Tidak bekerja
  • Profesi
    Electrical Engineer
    ・
    Product Engineer
  • Bidang
    Elektronik Konsumen
  • Pengalaman Kerja
    4-6 tahun (relevan 4-6 tahun)
  • Management
    Tidak ada
  • Skil
    Communicating
    Measuring Instruments
    Semiconductor Process
    Property Analysis
    Field Inspection
    Data Analysis
    Word
    PowerPoint
    Excel
  • Bahasa
    English
    ・
    Fasih
    Chinese
    ・
    Bahasa ibu atau Bilingual
  • Pendidikan tertinggi
    Master

Preferensi pencarian kerja

  • Jenis pekerjaan yang diinginkan
    Full-time
    ・
    Tertarik bekerja jarak jauh
  • Jabatan pekerjaan yang diinginkan
    Yield Improvement Engineer
  • Lokasi pekerjaan yang diinginkan
    Taipei City, Taiwan
    ・
    Zhubei, Zhubei City, Hsinchu County, Taiwan 302
  • Bekerja lepas
    Non-pekerja lepas

Pengalaman Kerja

Process Integration Engineer

TSMC Fab12B
05/2019 - 12/2021
・
2 yrs 8 mos
Hsinchu, Hsinchu City, Taiwan
Proficient in analyzing the relationship between chip electrical properties and process problems. Specialized in using electrical data analysis 3 nm - 5 nm to improve Logic IC performance Experienced in hitherto the most advanced semiconductor process 3 nm .

Yield Improvement Engineer

TSMC Fab12B
08/2016 - 12/2020
・
4 yrs 5 mos
Hsinchu, Hsinchu City, Taiwan
Expert in most advanced Logic IC process 5 nm - 10 nm and Familiar with advanced measuring instruments SEM, E-beam and Bright/Dark Field Inspection Tool Specialized in detecting defects to improve yield Collaborated with EE & PE to refine Logic IC manufacturing procedure and lower production cost.

Edukasi

National Taiwan University

Master
・
M.S. Photonics and Optoelectronics
2013 - 2016

National Taiwan University

Sarjana
・
B.S. Physics
2006 - 2010