Avatar of 朱思明.
朱思明
Sr. Engineer
ProfileResume
Reputation Credits0

Posts
11Connections
列印
Avatar of the user.

朱思明

Sr. Engineer
Motivated engineer who is highly energetic, outgoing and tenacity. Have project management experience. Ability to solve problems and rich cost down/capacity max out experience. Co-working with foreigners experience. Quickly learns and masters new concepts and skills.
Logo of the organization.
Micron Technology 台灣美光
Logo of the organization.
中原大學 Chung Yuan Christian University
Taichung, 台灣

职场能力评价

专业背景

  • 目前状态
    待业中
  • 专业
    半导体工程师
    研发
  • 产业
    半导体
  • 工作年资
    10 到 15 年 (10 到 15 年相关工作经验)
  • 管理经历
  • 技能
    Word
    Excel
    PowerPoint
  • 语言能力
    Chinese
    母语或双语
    English
    中阶
    Japanese
    初阶
  • 最高学历
    硕士

求职偏好

  • 预期工作模式
    全职
    对远端工作有兴趣
  • 希望获得的职位
    Semiconductor Sr. Engineer, Manager
  • 期望的工作地点
    台灣
  • 接案服务
    不提供接案服务

工作经验

Logo of the organization.

OCT CPEE CVD/PVD Sr. Engineer

2022年9月 - 2023年6月
10 个月
台灣台中市
Integrate supplier resources to reduce company cost and improve capacity.
Logo of the organization.

ADTT PVD Sr. Engineer

2020年7月 - 2022年9月
2 年 3 个月
台灣台中市
1.Published Micron internal paper in FY22. 2.TF line yield owner, and scrap wafer improve around 40%. 3.Contact Co/SICONI recipe optimization. 4.Digit line W sputter recipe development for RS reduction. 5.W/SIN capacity improve 5%~8% for max out project.
Logo of the organization.

JTC Film Team Sr. Engineer

2018年12月 - 2020年7月
1 年 8 个月
台灣台中市
1.Development Ti/WN/WSI metal sputter recipe for digit line RS reduction 2.New tech process transfer form US RD team.
Logo of the organization.

PEE PVD Sr. Engineer

2016年7月 - 2018年12月
2 年 6 个月
台灣台中市
1.SPC champion, responsible for PVD team meet SPC KPI. 2.Responsible backend layers defect/cost/max out projects. 3.TSV Cu process transfer from JP RD team.
Logo of the organization.

TF Technology Development Engineer

2012年8月 - 2016年7月
4 年 0 个月
300台灣新竹市
1.Published paper “Capacitance density and breakdown voltage improvement by optimizing the PECVD dielectric film characteristics in metal insulator metal capacitors” in IEEE symposium 2015 2.Responsible for Logic Foundry Thin Film process development
Logo of the organization.

TF Process Engineer

2008年4月 - 2012年8月
4 年 5 个月
300台灣新竹市
1.. NOR/NAND-Flash memory yield and capacity improvement. 2. Thin Film PVD/CVD Process maintenance. 3. CIP competition received Honorable Mention.

学历

Logo of the organization.
Master’s Degree
物理
2004 - 2006
活动和社团
童軍團, 攝影社,
简介
“Percolation in Two-dimensional Nanoparticle Films from Colloidal Self-assembly” , 2007 , Physica Status Solidi (a) , vol.204 , p.1856-1862. (SCI期刊)
Logo of the organization.
Bachelor’s Degree
物理
1999 - 2004
活动和社团
童軍團, 學生會, 吉他社, 國標社